|
|
eventq: Add some statistics to the event queue.
|
nate
|
April 18th, 2010, 10:32 p.m.
|
|
|
|
eventq: add a version of insert that takes a hint
|
nate
|
April 18th, 2010, 10:32 p.m.
|
|
|
|
eventq: Add a small cache to speed up insertions
|
nate
|
April 18th, 2010, 10:32 p.m.
|
|
|
|
eventq: add classes for Clock, ClockTicker, and PeriodicEvent
|
nate
|
April 18th, 2010, 10:32 p.m.
|
|
|
|
[Discarded] params: add a mechanism to the config system to specify cycles
|
nate
|
April 18th, 2010, 10:33 p.m.
|
|
|
|
Adding some new options to support TRIPS ISA
|
pengfeidaxia
|
April 28th, 2010, 5:39 p.m.
|
|
|
|
Adding a cpu model named simpleEdgeCPU into M5
|
pengfeidaxia
|
April 28th, 2010, 5:58 p.m.
|
|
|
|
ISA description files for TRIPS ISA
|
pengfeidaxia
|
April 28th, 2010, 6:29 p.m.
|
|
|
|
Make TRIPS binaries available
|
pengfeidaxia
|
April 28th, 2010, 6:37 p.m.
|
|
|
|
[Submitted] ARM: Implement majority of instructions and some initial full-system support
|
ali
|
April 29th, 2010, 3:26 p.m.
|
|
|
|
[Submitted] ruby: get rid of RefCnt and Allocator stuff use base/refcnt.hh
|
nate
|
June 2nd, 2010, 3:43 p.m.
|
|
|
|
[Submitted] ruby: get rid of Vector and use STL
|
nate
|
June 2nd, 2010, 3:49 p.m.
|
|
|
|
[Submitted] ruby: get rid of the Map class
|
nate
|
June 2nd, 2010, 3:54 p.m.
|
|
|
|
[Submitted] ruby: get rid of PrioHeap and use STL
|
nate
|
June 2nd, 2010, 3:55 p.m.
|
|
|
|
[Submitted] sim: fold StartupCallback into SimObject
|
stever
|
June 27th, 2010, 9:24 p.m.
|
|
|
|
[Submitted] sim: make Python Root object a singleton
|
stever
|
June 27th, 2010, 9:28 p.m.
|
|
|
|
[Submitted] sim: move iterating over SimObjects into Python.
|
stever
|
June 27th, 2010, 9:30 p.m.
|
|
|
|
[Submitted] python: Add mechanism to override code compiled into the exectuable
|
nate
|
July 5th, 2010, 5:24 p.m.
|
|
|
|
[Submitted] NetworkMessage copy constructor fix. Unless I hear otherwise, I will check it in, in a couple of days.
|
tushar
|
July 6th, 2010, 8:51 a.m.
|
|
|
|
[Submitted] garnet: Added topology print function to Garnet printStats. Unless I hear otherwise, I will check it in, in a couple of days.
|
tushar
|
July 6th, 2010, 10:31 a.m.
|
|
|
|
[Submitted] Power: Provide a utility function to copy registers from one thread context
|
tmjones
|
July 9th, 2010, 5:52 p.m.
|
|
|
|
[Submitted] BranchPred: Take the branch predictor out of O3CPU and make it a stand-alone
|
tmjones
|
July 9th, 2010, 6:06 p.m.
|
|
|
|
[Discarded] SimpleCPU: Allow Simple CPUs to warm a branch predictor by creating a pointer
|
tmjones
|
July 9th, 2010, 6:10 p.m.
|
|
|
|
[Discarded] Sim: When one CPU is taking over from another, the new CPU's memory is only
|
tmjones
|
July 9th, 2010, 6:11 p.m.
|
|
|
|
[Submitted] O3CPU: O3's tick event gets squashed when it is switched out. When repeatedly
|
tmjones
|
July 9th, 2010, 6:12 p.m.
|
|
|
|
CPU: Add functions to get the number of executed instructions and set the
|
tmjones
|
July 9th, 2010, 6:13 p.m.
|
|
|
|
[Submitted] Syscall: Don't close the simulator's standard file descriptors.
|
tmjones
|
July 9th, 2010, 6:14 p.m.
|
|
|
|
Cache: Provide a function to mark caches as ready from python.
|
tmjones
|
July 9th, 2010, 6:15 p.m.
|
|
|
|
[Submitted] O3CPU: Fix a bug where stores in the cpu where never marked as split.
|
tmjones
|
July 9th, 2010, 6:19 p.m.
|
|
|
|
[Submitted] Port: Only indicate that a SimpleTimingPort is drained if its send event is
|
tmjones
|
July 9th, 2010, 6:20 p.m.
|
|
|
|
Stats: Allow backing up and restoring of stats which is needed for SMARTS
|
tmjones
|
July 9th, 2010, 6:21 p.m.
|
|
|
|
Sim: Add functionality to the simulation scripts to allow running with
|
tmjones
|
July 9th, 2010, 6:21 p.m.
|
|
|
|
[Submitted] LSQ Unit: After deleting part of a split request, set it to NULL so that it
|
tmjones
|
July 16th, 2010, 6:32 p.m.
|
|
|
|
[Submitted] Fix x86 XCHG macro-op to use locked micro-ops for all memory accesses
|
tushar
|
July 20th, 2010, 5:03 p.m.
|
|
|
|
[Submitted] Power: The condition register should be set or cleared upon a system call
|
tmjones
|
July 21st, 2010, 12:25 p.m.
|
|
|
|
[Submitted] util/m5/m5.c: in readfile(), added memset to touch all pages - ensure they are in the page table
|
jthestness
|
July 21st, 2010, 2:55 p.m.
|
|
|
|
[Discarded] SIMPLE TIMING: when a request is NO_ACCESS (x86 CDA microinstruction), TimingSimpleCPU::completeDataAccess must still complete
|
jthestness
|
July 27th, 2010, 3:59 p.m.
|
|
|
|
[Submitted] TimingCPU: REPOST: Request::NO_ACCESS bypass in completeDataAccess
|
jthestness
|
July 28th, 2010, 3:54 p.m.
|
|
|
|
ThreadContext suspension / activation in O3 SMT - nanosleep syscall
|
ilkos
|
July 28th, 2010, 10:11 p.m.
|
|
|
|
[Submitted] O3CPU: Fix iqCount and lsqCount SMT fetch policies.
|
tmjones
|
July 29th, 2010, 9:27 a.m.
|
|
|
|
[Submitted] exitGroupFunc syscall patch
|
ilkos
|
July 29th, 2010, 1:48 p.m.
|
|
|
|
[Submitted] sim: fail on implicit creation of orphans via ports
|
stever
|
July 29th, 2010, 9:35 p.m.
|
|
|
|
[Submitted] bus: clean up default responder code.
|
stever
|
July 29th, 2010, 9:35 p.m.
|
|
|
|
[Submitted] sim: clean up child handling
|
stever
|
July 29th, 2010, 9:44 p.m.
|
|
|
|
[Submitted] configs: clean up checkpoint code in Simulation.py
|
stever
|
July 29th, 2010, 9:45 p.m.
|
|
|
|
[Submitted] sim: fold checkpoint restore code into instantiate()
|
stever
|
July 29th, 2010, 9:46 p.m.
|
|
|
|
[Submitted] sim: revamp unserialization procedure
|
stever
|
July 29th, 2010, 9:46 p.m.
|
|
|
|
[Submitted] ruby: moved python protocol files
|
beckmann
|
August 5th, 2010, 9:13 p.m.
|
|
|
|
[Submitted] ruby: reorganized how ruby specifies command-line options
|
beckmann
|
August 5th, 2010, 9:14 p.m.
|
|
|
|
[Submitted] ruby: added token broadcast config params to cmd options
|
beckmann
|
August 5th, 2010, 9:14 p.m.
|
|
