|
|
[Submitted] cpu: Tidy up the MemTest and make false sharing more obvious
|
ahansson
|
January 21st, 2015, 1:23 p.m.
|
|
|
|
[Submitted] sim: Move the BaseTLB to src/arch/generic/
|
ahansson
|
February 5th, 2015, 10:59 a.m.
|
|
|
|
[Submitted] base: Do not dereference NULL in CompoundFlag creation
|
ahansson
|
February 5th, 2015, 11:36 a.m.
|
|
|
|
[Submitted] style: Fix incorrect style checker option name
|
ahansson
|
February 5th, 2015, 10:59 a.m.
|
|
|
|
[Submitted] mem: Clarify usage of latency in the cache
|
ahansson
|
February 5th, 2015, 12:52 p.m.
|
|
|
|
[Submitted] style: Fix broken m5format command
|
ahansson
|
February 5th, 2015, 10:59 a.m.
|
|
|
|
[Submitted] base: Add compiler macros to add deprecation warnings
|
ahansson
|
February 5th, 2015, 10:59 a.m.
|
|
|
|
[Submitted] cpu: Ensure timing CPU sinks response before sending new request
|
ahansson
|
January 27th, 2015, 10:19 a.m.
|
|
|
|
[Submitted] mem: Clarify express snoop behaviour
|
ahansson
|
January 26th, 2015, 6:23 p.m.
|
|
|
|
[Submitted] mem: Clarify cache behaviour for pending dirty responses
|
ahansson
|
January 26th, 2015, 6:23 p.m.
|
|
|
|
[Submitted] config: Add XOR hashing to the DRAM channel interleaving
|
ahansson
|
January 21st, 2015, 1:23 p.m.
|
|
|
|
[Submitted] base: Add XOR-based hashed address interleaving
|
ahansson
|
January 21st, 2015, 1:22 p.m.
|
|
|
|
[Submitted] config: Adjust DRAM channel interleaving defaults
|
ahansson
|
January 21st, 2015, 1:22 p.m.
|
|
|
|
[Submitted] scons: Avoid implicit command dependencies
|
ahansson
|
November 30th, 2014, 9:39 a.m.
|
|
|
|
[Submitted] style: Update the style checker to handle new include order
|
ahansson
|
January 26th, 2015, 5:55 p.m.
|
|
|
|
[Submitted] mem: Remove unused Packet src and dest fields
|
ahansson
|
January 12th, 2015, 4:10 p.m.
|
|
|
|
[Submitted] mem: Remove Packet source from ForwardResponseRecord
|
ahansson
|
January 12th, 2015, 4:09 p.m.
|
|
|
|
[Submitted] mem: Remove unused RequestState in the bridge
|
ahansson
|
January 5th, 2015, 4:53 p.m.
|
|
|
|
[Submitted] mem: Always use SenderState for response routing in RubyPort
|
ahansson
|
January 5th, 2015, 4:50 p.m.
|
|
|
|
[Submitted] mem: Make the XBar responsible for tracking response routing
|
ahansson
|
January 5th, 2015, 4:36 p.m.
|
|
|
|
[Submitted] x86: Delay X86 table walk on receiving walker response
|
ahansson
|
January 5th, 2015, 4:35 p.m.
|
|
|
|
[Submitted] mem: Clean up Request initialisation
|
ahansson
|
January 5th, 2015, 4:35 p.m.
|
|
|
|
[Submitted] scons: Do not build the InOrderCPU
|
ahansson
|
December 19th, 2014, 1:20 p.m.
|
|
|
|
[Submitted] tests: Remove deprecated InOrderCPU tests
|
ahansson
|
December 18th, 2014, 6:46 p.m.
|
|
|
|
[Submitted] mem: Change prefetcher to use random_mt
|
ahansson
|
December 12th, 2014, 5:50 p.m.
|
|
|
|
[Submitted] mem: Hide WriteInvalidate requests from prefetchers
|
ahansson
|
December 12th, 2014, 5:50 p.m.
|
|
|
|
[Submitted] mem: Fix event scheduling issue for prefetches
|
ahansson
|
December 12th, 2014, 5:49 p.m.
|
|
|
|
[Submitted] mem: Fix bug relating to writebacks and prefetches
|
ahansson
|
December 12th, 2014, 5:49 p.m.
|
|
|
|
[Submitted] mem: Rework the structuring of the prefetchers
|
ahansson
|
December 12th, 2014, 5:47 p.m.
|
|
|
|
[Submitted] mem: Add parameter to reserve MSHR entries for demand access
|
ahansson
|
December 12th, 2014, 5:46 p.m.
|
|
|
|
[Submitted] arm: Add stats to table walker
|
ahansson
|
December 12th, 2014, 5:46 p.m.
|
|
|
|
[Submitted] config: Expose the DRAM ranks as a command-line option
|
ahansson
|
December 12th, 2014, 5:46 p.m.
|
|
|
|
[Submitted] mem: Ensure DRAM controller is idle when in atomic mode
|
ahansson
|
December 12th, 2014, 5:46 p.m.
|
|
|
|
[Submitted] mem: Add rank-wise refresh to the DRAM controller
|
ahansson
|
December 12th, 2014, 5:46 p.m.
|
|
|
|
[Submitted] mem: Add stack distance statistics to the CommMonitor
|
ahansson
|
December 12th, 2014, 5:46 p.m.
|
|
|
|
[Submitted] mem: Add a stack distance calculator
|
ahansson
|
December 12th, 2014, 5:45 p.m.
|
|
|
|
[Submitted] config: Add --memchecker option
|
ahansson
|
December 12th, 2014, 5:45 p.m.
|
|
|
|
[Submitted] mem: Add MemChecker and MemCheckerMonitor
|
ahansson
|
December 12th, 2014, 5:45 p.m.
|
|
|
|
[Submitted] arm: Raise an alignment fault if a PC has illegal alignment
|
ahansson
|
December 12th, 2014, 5:45 p.m.
|
|
|
|
[Submitted] arm: Clean up and document decoder API
|
ahansson
|
December 12th, 2014, 5:45 p.m.
|
|
|
|
[Submitted] arm: Add support for filtering in the PMU
|
ahansson
|
December 12th, 2014, 5:44 p.m.
|
|
|
|
[Submitted] config: Add options to take/resume from SimPoint checkpoints
|
ahansson
|
November 20th, 2014, 9:43 a.m.
|
|
|
|
[Submitted] mem: Support WriteInvalidate (again)
|
ahansson
|
November 25th, 2014, 9:49 a.m.
|
|
|
|
[Submitted] arm: Fix TLB ignoring faults when table walking
|
ahansson
|
November 25th, 2014, 9:48 a.m.
|
|
|
|
[Submitted] mem: Remove WriteInvalidate support
|
ahansson
|
November 25th, 2014, 9:48 a.m.
|
|
|
|
[Submitted] config: SystemC Gem5Control top level additions
|
ahansson
|
November 17th, 2014, 6:18 a.m.
|
|
|
|
[Submitted] config: Fix to SystemC example's event handling
|
ahansson
|
November 17th, 2014, 6:19 a.m.
|
|
|
|
[Submitted] cpu: Move packet deallocation to recvTimingResp in the O3 CPU
|
ahansson
|
November 17th, 2014, 6:18 a.m.
|
|
|
|
[Submitted] cpu, o3: Ignored invalidate causing same-address load reordering
|
ahansson
|
November 17th, 2014, 6:18 a.m.
|
|
|
|
[Submitted] cpu: Always mask the snoop address when performing lock check
|
ahansson
|
November 24th, 2014, 12:20 p.m.
|
|
