|
|
[Submitted] mem: Clarify usage of latency in the cache
|
ahansson
|
February 5th, 2015, 12:52 p.m.
|
|
|
|
[Submitted] style: Fix incorrect style checker option name
|
ahansson
|
February 5th, 2015, 10:59 a.m.
|
|
|
|
[Submitted] base: Do not dereference NULL in CompoundFlag creation
|
ahansson
|
February 5th, 2015, 11:36 a.m.
|
|
|
|
[Submitted] sim: Move the BaseTLB to src/arch/generic/
|
ahansson
|
February 5th, 2015, 10:59 a.m.
|
|
|
|
[Submitted] cpu: Tidy up the MemTest and make false sharing more obvious
|
ahansson
|
January 21st, 2015, 1:23 p.m.
|
|
|
|
[Submitted] config: Revamp memtest to allow testers on any level
|
ahansson
|
January 21st, 2015, 1:24 p.m.
|
|
|
|
[Submitted] mem: Clarification of packet crossbar timings
|
ahansson
|
February 5th, 2015, 12:52 p.m.
|
|
|
|
[Submitted] cpu: add support for outputing a protobuf formatted CPU trace
|
ali
|
December 10th, 2014, 5:57 p.m.
|
|
|
|
[Submitted] arm: Merge ISA files with pseudo instructions
|
ahansson
|
December 12th, 2014, 5:45 p.m.
|
|
|
|
[Submitted] config: add --root-device machine parameter
|
ahansson
|
January 28th, 2015, 10:06 a.m.
|
|
|
|
[Submitted] arch: Make readMiscRegNoEffect const throughout
|
ahansson
|
February 3rd, 2015, 7:57 p.m.
|
|
|
|
[Submitted] mem: Use the range cache for lookup as well as access
|
ahansson
|
February 3rd, 2015, 7:57 p.m.
|
|
|
|
[Submitted] mem: mmap the backing store with MAP_NORESERVE
|
ahansson
|
February 3rd, 2015, 7:57 p.m.
|
|
|
|
[Submitted] arm: Wire up the GIC with the platform in the base class
|
ahansson
|
February 5th, 2015, 10:59 a.m.
|
|
|
|
[Submitted] dev: Fix undefined behaviuor in i8254xGBe
|
ahansson
|
February 9th, 2015, 2:24 p.m.
|
|
|
|
[Submitted] mem: Fix initial value problem with MemChecker
|
ahansson
|
February 3rd, 2015, 7:57 p.m.
|
|
|
|
[Submitted] config: Add memcheck stress test
|
ahansson
|
February 3rd, 2015, 7:57 p.m.
|
|
|
|
[Discarded] config: Add --sst configuration option
|
cdunham
|
February 20th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] Ruby: Update backing store option to propagate through to all RubyPorts
|
powerjg
|
February 4th, 2015, 11:31 p.m.
|
|
|
|
[Submitted] mem: Split port retry for all different packet classes
|
ahansson
|
February 7th, 2015, 5:24 p.m.
|
|
|
|
[Submitted] cpu: o3 register renaming request handling improved
|
ahansson
|
February 7th, 2015, 5:24 p.m.
|
|
|
|
[Submitted] mem: Fix prefetchSquash + memInhibitAsserted bug
|
ahansson
|
February 13th, 2015, 8:36 a.m.
|
|
|
|
[Submitted] tests: Run regression timeout as foreground
|
ahansson
|
February 19th, 2015, 7:55 a.m.
|
|
|
|
[Submitted] cpu: Add a PC-value to the traffic generator requests
|
ahansson
|
February 19th, 2015, 7:55 a.m.
|
|
|
|
[Submitted] arm: Share a port for the two table walker objects
|
ahansson
|
February 19th, 2015, 7:55 a.m.
|
|
|
|
[Submitted] dev, arm: Clean up PL011 and rewrite interrupt handling
|
ahansson
|
February 19th, 2015, 7:55 a.m.
|
|
|
|
[Submitted] mem: Move crossbar default latencies to subclasses
|
ahansson
|
February 19th, 2015, 7:55 a.m.
|
|
|
|
[Submitted] mem: Downstream components consumes new crossbar delays
|
ahansson
|
February 19th, 2015, 7:55 a.m.
|
|
|
|
[Submitted] mem: Add option to force in-order insertion in PacketQueue
|
ahansson
|
February 19th, 2015, 7:56 a.m.
|
|
|
|
[Submitted] mem: Add crossbar latencies
|
ahansson
|
February 19th, 2015, 7:55 a.m.
|
|
|
|
[Submitted] mem: Fix cache MSHR conflict determination
|
ahansson
|
February 23rd, 2015, 1:05 p.m.
|
|
|
|
[Submitted] mem: Add byte mask to Packet::checkFunctional
|
ahansson
|
February 19th, 2015, 7:56 a.m.
|
|
|
|
[Discarded] mem: fix prefetcher bug regarding write buffer hits
|
stever
|
February 6th, 2015, 12:38 a.m.
|
|
|
|
[Submitted] cpu: o3: another assert instead of check
|
nilay
|
March 4th, 2015, 8:53 a.m.
|
|
|
|
[Submitted] cpu: o3: Remove unused code in iew, add assert instead.
|
nilay
|
March 4th, 2015, 8:41 a.m.
|
|
|
|
[Submitted] cpu: o3: commit: mark pipeline delay variable as consts
|
nilay
|
February 28th, 2015, 10:41 p.m.
|
|
|
|
[Submitted] config: Fix for 'android' lookup in disk name
|
rizwanab
|
February 13th, 2015, 9:10 p.m.
|
|
|
|
[Submitted] cpu: o3: remove unused stat variables.
|
nilay
|
February 28th, 2015, 10:40 p.m.
|
|
|
|
[Submitted] cpu: o3: combine if with same condition
|
nilay
|
February 28th, 2015, 10:39 p.m.
|
|
|
|
[Submitted] cpu: o3: remove unused function annotateMemoryUnits()
|
nilay
|
February 28th, 2015, 10:34 p.m.
|
|
|
|
[Submitted] cpu: o3: remove member variable squashCounter
|
nilay
|
February 28th, 2015, 10:37 p.m.
|
|
|
|
[Submitted] cache: remove redundant test in recvTimingResp()
|
stever
|
February 9th, 2015, 6:05 a.m.
|
|
|
|
[Submitted] cache: add local var in recvTimingResp()
|
stever
|
February 9th, 2015, 6:05 a.m.
|
|
|
|
[Submitted] mem: restructure Packet cmd initialization a bit more
|
stever
|
February 8th, 2015, 10:34 p.m.
|
|
|
|
[Submitted] mem: clean up write buffer check in Cache::handleSnoop()
|
stever
|
February 6th, 2015, 12:38 a.m.
|
|
|
|
[Discarded] dev: (un)serialize fix for the RTC and RTC Timer Interrupt events
|
nnikoleris
|
March 11th, 2015, 11:10 a.m.
|
|
|
|
[Submitted] arm: Remove the 'magic MSI register' in the GIC (PL390)
|
ahansson
|
March 6th, 2015, 1:39 p.m.
|
|
|
|
[Submitted] config: Add soak test for memtest.py
|
ahansson
|
March 6th, 2015, 1:39 p.m.
|
|
|
|
[Submitted] arm: Add a GICv2m device
|
ahansson
|
March 6th, 2015, 1:39 p.m.
|
|
|
|
[Submitted] config: Specify OS type and release on command line
|
ahansson
|
February 23rd, 2015, 2:15 p.m.
|
|
