CPU: Fix switching in of x86 CPU with interrupt and TLB ports
Review Request #1062 - Created Feb. 24, 2012 and discarded
| Information | |
|---|---|
| Andreas Hansson | |
| gem5 | |
| default | |
| Reviewers | |
| Default | |
CPU: Fix switching in of x86 CPU with interrupt and TLB ports This patch fixes the, currently broken, switching of CPUs for x86 by ensuring that the interrupt device does not initialise the ports if the CPU is not connected, and also ensures that the TLB walker ports of the new CPU are actually connected. To do the latter the getPort of the TLB and TLB walker for x86 were added to override the BaseTLB that returns NULL.
util/regress all passing (disregarding t1000 and eio)
Posted (Feb. 24, 2012, 3:15 a.m.)
Andreas, is it necessary to generate the interrupts object in case we know that the cpu will take over the object from another cpu later?
Ship It!
