Review Board 2.0.15


arch, cpu: Add support for flattening misc register indexes.

Review Request #2108 - Created Nov. 30, 2013 and submitted

Information
Ali Saidi
gem5
default
Reviewers
Default
Changeset 10009:2780f9f2ff7d
---------------------------
arch, cpu: Add support for flattening misc register indexes.

With ARMv8 support the same misc register id  results in accessing different
registers depending on the current mode of the processor. This patch adds
the same orthogonality to the misc register file as the others (int, float, cc).
For all the othre ISAs this is currently a null-implementation.

Additionally, a system variable is added to all the ISA objects.

   
Review request changed
Updated (April 9, 2014, 1:47 p.m.)

Status: Closed (submitted)