This patch allows specifying different SimpleDRAM latency for read and write access. (In the code, tCL parameter if for read latency and tCL_write is for write latency).

Any feedback is welcomed^^