config, x86: Ensure that PCI devs get bridged to the memory bus
Review Request #2315 - Created July 16, 2014 and submitted - Latest diff uploaded
| Information | |
|---|---|
| Jiuyue Ma | |
| gem5 | |
| 2301 | |
| Reviewers | |
| Default | |
config, x86: Ensure that PCI devs get bridged to the memory bus This patch force IO device to be mapped to 0xC0000000-0xFFFF0000 by reserve anything between the end of memory and 3GB if memory is less than 3GB. It also statically bridge these address range to the IO bus, which guaranty access to pci address space will pass though bridge to iobus.