|
|
[Submitted] mem: Assume all dynamic packet data is array allocated
|
ahansson
|
November 17th, 2014, 6:14 a.m.
|
|
|
|
[Submitted] arm: Add support for filtering in the PMU
|
ahansson
|
December 12th, 2014, 5:44 p.m.
|
|
|
|
[Submitted] mem: Remove Packet source from ForwardResponseRecord
|
ahansson
|
January 12th, 2015, 4:09 p.m.
|
|
|
|
[Submitted] mem: Clarification of packet crossbar timings
|
ahansson
|
February 5th, 2015, 12:52 p.m.
|
|
|
|
[Submitted] dev: Add support for i2c devices
|
ahansson
|
March 18th, 2015, 4:41 p.m.
|
|
|
|
[Submitted] MEM: Differentiate functional cache accesses from CPU and memory
|
ahansson
|
January 5th, 2012, 5:17 a.m.
|
|
|
|
[Submitted] mem: Add ReadCleanReq and ReadSharedReq packets
|
ahansson
|
June 10th, 2015, 7:59 a.m.
|
|
|
|
[Submitted] MEM: Fatal when no port can be found for an address
|
ahansson
|
February 12th, 2012, 10:22 a.m.
|
|
|
|
[Submitted] mem: Remove unused RequestCause in cache
|
ahansson
|
July 13th, 2015, 3:17 p.m.
|
|
|
|
[Submitted] CPU: Check that the interrupt controller is created when needed
|
ahansson
|
March 2nd, 2012, 4:45 a.m.
|
|
|
|
[Submitted] MEM: Enable multiple distributed generalized memories
|
ahansson
|
March 21st, 2012, 4:20 p.m.
|
|
|
|
[Submitted] Bus: Split the bus into a non-coherent and coherent bus
|
ahansson
|
May 25th, 2012, 9:47 a.m.
|
|
|
|
[Submitted] Power: Fix MaxMiscDestRegs which was set to zero
|
ahansson
|
June 8th, 2012, 2:54 a.m.
|
|
|
|
[Submitted] Fix: Address a few benign memory leaks
|
ahansson
|
July 6th, 2012, 12:18 a.m.
|
|
|
|
[Submitted] mem: Explicitly check MSHR snoops for cases not dealt with
|
ahansson
|
December 9th, 2015, 11:54 p.m.
|
|
|
|
[Submitted] Checker: Bump the realview-o3-checker regression
|
ahansson
|
August 25th, 2012, 4 a.m.
|
|
|
|
[Submitted] Mem: Remove the file parameter from AbstractMemory
|
ahansson
|
September 10th, 2012, 9:15 a.m.
|
|
|
|
[Submitted] config: Use shared cache config for regressions
|
ahansson
|
October 24th, 2012, 7:13 a.m.
|
|
|
|
[Submitted] config: Add a check for fastmem only used with Atomic CPU
|
ahansson
|
October 25th, 2012, 10:35 a.m.
|
|
|
|
stats: Fix some bugs in the python based stats system
|
ahansson
|
January 29th, 2013, 2:17 a.m.
|
|
|
|
[Submitted] mem: Add deferred packet class to prefetcher
|
ahansson
|
February 14th, 2013, 1:52 a.m.
|
|
|
|
[Submitted] config: Add a BaseSESystem builder for re-use in regressions
|
ahansson
|
June 6th, 2013, 2:30 p.m.
|
|
|
|
[Submitted] config: Remove Clock parameter multiplication
|
ahansson
|
June 11th, 2013, 9:31 a.m.
|
|
|
|
[Submitted] mem: Rename SimpleDRAM to a more suitable DRAMCtrl
|
ahansson
|
March 7th, 2014, 11:47 p.m.
|
|
|
|
[Submitted] scons: remove vector typemaps obsoleted by SWIG 2.0.4
|
ahansson
|
April 23rd, 2014, 12:11 p.m.
|
|
|
|
[Submitted] mem: Merge DRAM page-management calculations
|
ahansson
|
April 23rd, 2014, 12:34 p.m.
|
|
|
|
[Submitted] arm: ISA X31 destination register fix
|
ahansson
|
August 13th, 2014, 2:07 p.m.
|
|
|
|
[Submitted] mem: Fix a bug in the cache port flow control
|
ahansson
|
August 27th, 2014, 4:15 p.m.
|
|
|
|
[Submitted] sim: Add typedefs for PMU probe points
|
ahansson
|
September 29th, 2014, 10:38 a.m.
|
|
|
|
[Submitted] mem: Rework the structuring of the prefetchers
|
ahansson
|
December 12th, 2014, 5:47 p.m.
|
|
|
|
[Submitted] style: Update the style checker to handle new include order
|
ahansson
|
January 26th, 2015, 5:55 p.m.
|
|
|
|
[Submitted] arm: Add a GICv2m device
|
ahansson
|
March 6th, 2015, 1:39 p.m.
|
|
|
|
[Submitted] mem: Pass shared downstream through caches
|
ahansson
|
March 30th, 2015, 9:17 a.m.
|
|
|
|
[Submitted] MAC: Make gem5 compile and run on MacOSX 10.7.2
|
ahansson
|
December 19th, 2011, 5:50 a.m.
|
|
|
|
[Submitted] gcc: Clean-up of non-C++0x compliant code, first steps
|
ahansson
|
March 6th, 2012, 9:20 a.m.
|
|
|
|
[Submitted] ruby: Move Rubys cache class from Cache.py to RubyCache.py
|
ahansson
|
August 13th, 2015, 8:30 p.m.
|
|
|
|
[Submitted] mem: Clarify cache MSHR handling on fill
|
ahansson
|
October 13th, 2015, 3:35 p.m.
|
|
|
|
[Submitted] swig: Use SWIG from environment when determining version
|
ahansson
|
June 20th, 2012, 4:32 p.m.
|
|
|
|
[Submitted] Bridge: Use EventWrapper instead of Event subclass for sendEvent
|
ahansson
|
July 17th, 2012, 11:03 a.m.
|
|
|
|
[Submitted] mem: Add tracing support in the communication monitor
|
ahansson
|
December 6th, 2012, 7:52 p.m.
|
|
|
|
stats: Optimise SQL stats output to improve speed and file size
|
ahansson
|
January 15th, 2013, 10:32 a.m.
|
|
|
|
[Submitted] mem: Fix SenderState related cache deadlock
|
ahansson
|
February 14th, 2013, 6:13 a.m.
|
|
|
|
[Submitted] cpu: Use request flags in trace playback
|
ahansson
|
March 28th, 2013, 3:28 a.m.
|
|
|
|
[Submitted] cpu: Move traffic generator sending out of generator states
|
ahansson
|
April 23rd, 2013, 12:26 a.m.
|
|
|
|
[Submitted] Solved bugs while switching cpu models with the --repeat-switch command
|
ajnc01
|
October 26th, 2014, 4:27 p.m.
|
|
|
|
[Submitted] mem: Multi Level Page Table bug fix
|
alexdutu
|
September 30th, 2014, 7:18 p.m.
|
|
|
|
cpu: Adding AddressMonitor structs for every hardware thread
|
alexdutu
|
May 28th, 2015, 3:40 p.m.
|
|
|
|
[Submitted] config, kvm: Enabling KvmCPU in SE mode
|
alexdutu
|
August 1st, 2014, 3:53 p.m.
|
|
|
|
[Submitted] mem: Page Table long lines
|
alexdutu
|
September 30th, 2014, 7:32 p.m.
|
|
|
|
cpu, o3: Checking AddressMonitor structures on every store for SMT
|
alexdutu
|
May 28th, 2015, 3:40 p.m.
|
|
