|
|
[Submitted] base: Use the global Mersenne twister throughout
|
ahansson
|
August 17th, 2014, 10:50 a.m.
|
|
|
|
[Submitted] misc: README direct to website for dependencies
|
ahansson
|
August 17th, 2014, 10:46 a.m.
|
|
|
|
[Submitted] arm: Make memory ops work on 64bit/128-bit quantities
|
ahansson
|
August 13th, 2014, 2:08 p.m.
|
|
|
|
[Submitted] mem: write streaming support via WriteInvalidate promotion
|
ahansson
|
August 13th, 2014, 2:08 p.m.
|
|
|
|
[Submitted] cpu, mem: Make software prefetches non-blocking
|
ahansson
|
August 13th, 2014, 2:08 p.m.
|
|
|
|
[Submitted] mem: Refactor assignment of Packet types
|
ahansson
|
August 13th, 2014, 2:07 p.m.
|
|
|
|
[Submitted] arm: Fix v8 neon latency issue for loads/stores
|
ahansson
|
August 13th, 2014, 2:07 p.m.
|
|
|
|
[Submitted] arm: use condition code registers for ARM ISA
|
ahansson
|
August 13th, 2014, 2:07 p.m.
|
|
|
|
[Submitted] arm: ISA X31 destination register fix
|
ahansson
|
August 13th, 2014, 2:07 p.m.
|
|
|
|
[Submitted] tests: Use O3_ARM_v7a config for full-system ARM regressions
|
ahansson
|
August 13th, 2014, 2:07 p.m.
|
|
|
|
[Submitted] arm: Mark v7 cbz instructions as direct branches
|
ahansson
|
August 13th, 2014, 2:07 p.m.
|
|
|
|
[Submitted] cpu: Fix cache blocked load behavior in o3 cpu
|
ahansson
|
August 13th, 2014, 2:06 p.m.
|
|
|
|
[Submitted] style: Add support for a style ignore list and ignore ext/
|
ahansson
|
August 13th, 2014, 12:51 p.m.
|
|
|
|
[Submitted] style: Fixup strange semantics in hg m5style
|
ahansson
|
August 13th, 2014, 12:51 p.m.
|
|
|
|
[Submitted] base: Replace the internal varargs stuff with C++11 constructs
|
ahansson
|
August 13th, 2014, 12:51 p.m.
|
|
|
|
[Submitted] base: Add compiler macros for C++11 final/override
|
ahansson
|
August 13th, 2014, 12:50 p.m.
|
|
|
|
[Submitted] arm: support 16kb vm granules
|
ahansson
|
August 13th, 2014, 12:50 p.m.
|
|
|
|
[Submitted] mem: Add utility script to plot DRAM efficiency sweep
|
ahansson
|
August 13th, 2014, 12:49 p.m.
|
|
|
|
[Submitted] mem: Fix address interleaving bug in DRAM controller
|
ahansson
|
August 13th, 2014, 12:49 p.m.
|
|
|
|
[Submitted] sim: bump checkpoint version for multiple event queues
|
ahansson
|
August 13th, 2014, 12:49 p.m.
|
|
|
|
[Submitted] config: Add SubSystem container for simobjects
|
ahansson
|
July 28th, 2014, 5:50 a.m.
|
|
|
|
[Submitted] scons: Warn for incompatible gcc and binutils
|
ahansson
|
July 28th, 2014, 5:50 a.m.
|
|
|
|
[Submitted] power: Add basic DVFS support for gem5
|
ahansson
|
June 11th, 2014, 5:03 p.m.
|
|
|
|
[Submitted] mem: DRAMPower trace formatting script
|
ahansson
|
June 3rd, 2014, 4:34 p.m.
|
|
|
|
[Submitted] mem: DRAMPower trace output
|
ahansson
|
June 3rd, 2014, 4:34 p.m.
|
|
|
|
[Submitted] mem: Add bank and rank indices as fields to the DRAM bank
|
ahansson
|
June 3rd, 2014, 4:33 p.m.
|
|
|
|
[Submitted] scons: Bump the compiler version to gcc 4.6 and clang 3.0
|
ahansson
|
June 3rd, 2014, 4:33 p.m.
|
|
|
|
[Submitted] tests: Reflect name change in DRAM tests
|
ahansson
|
April 23rd, 2014, 12:38 p.m.
|
|
|
|
[Submitted] mem: Update DDR3 and DDR4 based on datasheets
|
ahansson
|
April 23rd, 2014, 12:37 p.m.
|
|
|
|
[Submitted] mem: Add DRAM cycle time
|
ahansson
|
April 23rd, 2014, 12:37 p.m.
|
|
|
|
[Submitted] mem: Simplify DRAM response scheduling
|
ahansson
|
April 23rd, 2014, 12:36 p.m.
|
|
|
|
[Submitted] mem: Add precharge all (PREA) to the DRAM controller
|
ahansson
|
April 23rd, 2014, 12:36 p.m.
|
|
|
|
[Submitted] mem: Remove printing of DRAM params
|
ahansson
|
April 23rd, 2014, 12:36 p.m.
|
|
|
|
[Submitted] mem: Add tRTP to the DRAM controller
|
ahansson
|
April 23rd, 2014, 12:35 p.m.
|
|
|
|
[Submitted] mem: Merge DRAM latency calculation and bank state update
|
ahansson
|
April 23rd, 2014, 12:35 p.m.
|
|
|
|
[Submitted] mem: Add tWR to DRAM activate and precharge constraints
|
ahansson
|
April 23rd, 2014, 12:34 p.m.
|
|
|
|
[Submitted] mem: Merge DRAM page-management calculations
|
ahansson
|
April 23rd, 2014, 12:34 p.m.
|
|
|
|
[Submitted] mem: Add DRAM power states to the controller
|
ahansson
|
April 23rd, 2014, 12:34 p.m.
|
|
|
|
[Submitted] mem: Ensure DRAM refresh respects timings
|
ahansson
|
April 23rd, 2014, 12:33 p.m.
|
|
|
|
[Submitted] mem: Make DRAM read/write switching less conservative
|
ahansson
|
April 23rd, 2014, 12:27 p.m.
|
|
|
|
[Submitted] arm: Make sure UndefinedInstructions are properly initialized
|
ahansson
|
April 23rd, 2014, 12:27 p.m.
|
|
|
|
[Submitted] arm: allow DC instructions by default so SE mode works
|
ahansson
|
April 23rd, 2014, 12:27 p.m.
|
|
|
|
[Submitted] sim, arm: implement more of the at variety syscalls
|
ahansson
|
April 23rd, 2014, 12:26 p.m.
|
|
|
|
[Submitted] cpu: Useful getters for ActivityRecorder
|
ahansson
|
April 23rd, 2014, 12:26 p.m.
|
|
|
|
[Submitted] cpu: Add flag name printing to StaticInst
|
ahansson
|
April 23rd, 2014, 12:25 p.m.
|
|
|
|
[Submitted] cpu: Timebuf const accessors
|
ahansson
|
April 23rd, 2014, 12:25 p.m.
|
|
|
|
[Submitted] arm: Add branch flags onto macroops
|
ahansson
|
April 23rd, 2014, 12:25 p.m.
|
|
|
|
[Submitted] cpu: Allow setWhen on trace objects
|
ahansson
|
April 23rd, 2014, 12:24 p.m.
|
|
|
|
[Submitted] arm: add preliminary ISA splits for ARM arch
|
ahansson
|
April 23rd, 2014, 12:24 p.m.
|
|
|
|
[Discarded] arch: support dynamic ISA file generation in per-ISA SConscripts
|
ahansson
|
April 23rd, 2014, 12:23 p.m.
|
|
