|
|
[Submitted] mem: Fix bug relating to writebacks and prefetches
|
ahansson
|
December 12th, 2014, 5:49 p.m.
|
|
|
|
[Submitted] mem: Fix event scheduling issue for prefetches
|
ahansson
|
December 12th, 2014, 5:49 p.m.
|
|
|
|
[Submitted] mem: Hide WriteInvalidate requests from prefetchers
|
ahansson
|
December 12th, 2014, 5:50 p.m.
|
|
|
|
[Submitted] mem: Change prefetcher to use random_mt
|
ahansson
|
December 12th, 2014, 5:50 p.m.
|
|
|
|
tests: Fix building the circletest unittest.
|
gblack
|
December 17th, 2014, 7:06 a.m.
|
|
|
|
[Submitted] base: Fix assigning between identical bitfields.
|
gblack
|
December 17th, 2014, 7:07 a.m.
|
|
|
|
[Submitted] test: Add a unittest for the BitUnion types.
|
gblack
|
December 17th, 2014, 7:08 a.m.
|
|
|
|
[Submitted] tests: Remove deprecated InOrderCPU tests
|
ahansson
|
December 18th, 2014, 6:46 p.m.
|
|
|
|
[Submitted] scons: Do not build the InOrderCPU
|
ahansson
|
December 19th, 2014, 1:20 p.m.
|
|
|
|
[Submitted] cpuid, x86: Revert "Enabling more features in CPUid"
|
gblack
|
December 23rd, 2014, 12:37 a.m.
|
|
|
|
[Submitted] x86: Enable three bits in the FamilyModelStepping ECX CPUID bitfield.
|
gblack
|
December 23rd, 2014, 12:38 a.m.
|
|
|
|
[Submitted] syscall emulation: Return correct writev value
|
jthestness
|
December 23rd, 2014, 2:51 p.m.
|
|
|
|
[Submitted] mem: Clean up Request initialisation
|
ahansson
|
January 5th, 2015, 4:35 p.m.
|
|
|
|
[Submitted] x86: Delay X86 table walk on receiving walker response
|
ahansson
|
January 5th, 2015, 4:35 p.m.
|
|
|
|
[Submitted] mem: Make the XBar responsible for tracking response routing
|
ahansson
|
January 5th, 2015, 4:36 p.m.
|
|
|
|
[Submitted] mem: Always use SenderState for response routing in RubyPort
|
ahansson
|
January 5th, 2015, 4:50 p.m.
|
|
|
|
[Submitted] mem: Remove unused RequestState in the bridge
|
ahansson
|
January 5th, 2015, 4:53 p.m.
|
|
|
|
[Submitted] cpu: fix RetiredStores probe point
|
nnikoleris
|
January 8th, 2015, 3:13 p.m.
|
|
|
|
[Submitted] mem: Remove Packet source from ForwardResponseRecord
|
ahansson
|
January 12th, 2015, 4:09 p.m.
|
|
|
|
[Submitted] mem: Remove unused Packet src and dest fields
|
ahansson
|
January 12th, 2015, 4:10 p.m.
|
|
|
|
[Submitted] config: arm: fix os_flags
|
musleh
|
January 13th, 2015, 8:32 p.m.
|
|
|
|
[Submitted] cpu: commit probe notification on every microop or macroop
|
nnikoleris
|
January 14th, 2015, 10:42 a.m.
|
|
|
|
[Submitted] config, ruby: connect dma to network
|
musleh
|
January 20th, 2015, midnight
|
|
|
|
[Discarded] Systemc-GEM5
|
tito20065
|
January 20th, 2015, 8:08 a.m.
|
|
|
|
[Submitted] O3CPU: Idle CPU status logic revised
|
alexdutu
|
January 21st, 2015, midnight
|
|
|
|
[Submitted] config: Adjust DRAM channel interleaving defaults
|
ahansson
|
January 21st, 2015, 1:22 p.m.
|
|
|
|
[Submitted] base: Add XOR-based hashed address interleaving
|
ahansson
|
January 21st, 2015, 1:22 p.m.
|
|
|
|
[Submitted] config: Add XOR hashing to the DRAM channel interleaving
|
ahansson
|
January 21st, 2015, 1:23 p.m.
|
|
|
|
[Submitted] cpu: Tidy up the MemTest and make false sharing more obvious
|
ahansson
|
January 21st, 2015, 1:23 p.m.
|
|
|
|
[Submitted] config: Revamp memtest to allow testers on any level
|
ahansson
|
January 21st, 2015, 1:24 p.m.
|
|
|
|
x86: kvm: fix the KVM CPU in SE and FS on both Intel and AMD host CPUs
|
mupton
|
January 23rd, 2015, 4:52 p.m.
|
|
|
|
[Submitted] style: Update the style checker to handle new include order
|
ahansson
|
January 26th, 2015, 5:55 p.m.
|
|
|
|
[Submitted] mem: Clarify cache behaviour for pending dirty responses
|
ahansson
|
January 26th, 2015, 6:23 p.m.
|
|
|
|
[Submitted] mem: Clarify express snoop behaviour
|
ahansson
|
January 26th, 2015, 6:23 p.m.
|
|
|
|
[Discarded] mem: Fix race condition in crossbar routing table
|
powerjg
|
January 26th, 2015, 8:28 p.m.
|
|
|
|
[Submitted] cpu: Ensure timing CPU sinks response before sending new request
|
ahansson
|
January 27th, 2015, 10:19 a.m.
|
|
|
|
[Submitted] config: add --root-device machine parameter
|
ahansson
|
January 28th, 2015, 10:06 a.m.
|
|
|
|
[Submitted] arch: Make readMiscRegNoEffect const throughout
|
ahansson
|
February 3rd, 2015, 7:57 p.m.
|
|
|
|
[Submitted] mem: Use the range cache for lookup as well as access
|
ahansson
|
February 3rd, 2015, 7:57 p.m.
|
|
|
|
[Submitted] mem: mmap the backing store with MAP_NORESERVE
|
ahansson
|
February 3rd, 2015, 7:57 p.m.
|
|
|
|
[Submitted] mem: Fix initial value problem with MemChecker
|
ahansson
|
February 3rd, 2015, 7:57 p.m.
|
|
|
|
[Submitted] config: Add memcheck stress test
|
ahansson
|
February 3rd, 2015, 7:57 p.m.
|
|
|
|
[Submitted] Ruby: Update backing store option to propagate through to all RubyPorts
|
powerjg
|
February 4th, 2015, 11:31 p.m.
|
|
|
|
[Submitted] base: Add compiler macros to add deprecation warnings
|
ahansson
|
February 5th, 2015, 10:59 a.m.
|
|
|
|
[Submitted] sim: Move the BaseTLB to src/arch/generic/
|
ahansson
|
February 5th, 2015, 10:59 a.m.
|
|
|
|
[Submitted] arm: Wire up the GIC with the platform in the base class
|
ahansson
|
February 5th, 2015, 10:59 a.m.
|
|
|
|
[Submitted] style: Fix incorrect style checker option name
|
ahansson
|
February 5th, 2015, 10:59 a.m.
|
|
|
|
[Submitted] style: Fix broken m5format command
|
ahansson
|
February 5th, 2015, 10:59 a.m.
|
|
|
|
[Submitted] base: Do not dereference NULL in CompoundFlag creation
|
ahansson
|
February 5th, 2015, 11:36 a.m.
|
|
|
|
[Submitted] mem: Clarify usage of latency in the cache
|
ahansson
|
February 5th, 2015, 12:52 p.m.
|
|
