|
|
[Submitted] arch: Resurrect the NOISA build target and rename it NULL
|
ahansson
|
August 19th, 2013, 9:42 a.m.
|
|
|
|
[Submitted] mem: Just-in-time write scheduling in DRAM controller
|
ahansson
|
October 16th, 2013, 7:45 a.m.
|
|
|
|
[Submitted] mem: Filter cache snoops based on address ranges
|
ahansson
|
January 23rd, 2014, 8:23 a.m.
|
|
|
|
[Submitted] cpu: Make CPU and ThreadContext getters const
|
ahansson
|
March 6th, 2014, 7:22 p.m.
|
|
|
|
[Submitted] sim, arm: implement more of the at variety syscalls
|
ahansson
|
April 23rd, 2014, 12:26 p.m.
|
|
|
|
[Submitted] sim: bump checkpoint version for multiple event queues
|
ahansson
|
August 13th, 2014, 12:49 p.m.
|
|
|
|
[Submitted] config: Add port splicing capability to PortRef class
|
ahansson
|
August 20th, 2014, 8:35 a.m.
|
|
|
|
[Submitted] energy: Memory-mapped Energy Controller component
|
ahansson
|
September 10th, 2014, 7:53 a.m.
|
|
|
|
[Submitted] mem: DRAMPower integration for on-line DRAM power stats
|
ahansson
|
September 29th, 2014, 10:44 a.m.
|
|
|
|
[Submitted] mem: Add checks and explanation for assertMemInhibit usage
|
ahansson
|
November 17th, 2014, 6:14 a.m.
|
|
|
|
[Submitted] arm: Add support for filtering in the PMU
|
ahansson
|
December 12th, 2014, 5:44 p.m.
|
|
|
|
[Submitted] mem: Remove Packet source from ForwardResponseRecord
|
ahansson
|
January 12th, 2015, 4:09 p.m.
|
|
|
|
[Submitted] mem: Clarification of packet crossbar timings
|
ahansson
|
February 5th, 2015, 12:52 p.m.
|
|
|
|
[Submitted] cpu: Fix a bug in counting issued instructions in MinorCPU
|
ahansson
|
May 8th, 2015, 1:11 p.m.
|
|
|
|
[Submitted] mem: Remove redundant is_top_level cache parameter
|
ahansson
|
June 10th, 2015, 7:59 a.m.
|
|
|
|
[Submitted] MEM: Remove onRetryList from BusPort and rely on retryList
|
ahansson
|
January 18th, 2012, 2:29 a.m.
|
|
|
|
[Submitted] mem: Convert Request static const flags to enums
|
ahansson
|
June 26th, 2015, 9:26 p.m.
|
|
|
|
[Submitted] MEM: Fatal when no port can be found for an address
|
ahansson
|
February 12th, 2012, 10:22 a.m.
|
|
|
|
[Submitted] mem: Tidy up CacheBlk class
|
ahansson
|
July 13th, 2015, 3:15 p.m.
|
|
|
|
[Submitted] CPU: Check that the interrupt controller is created when needed
|
ahansson
|
March 2nd, 2012, 4:45 a.m.
|
|
|
|
[Submitted] MEM: Enable multiple distributed generalized memories
|
ahansson
|
March 21st, 2012, 4:20 p.m.
|
|
|
|
[Submitted] Bus: Split the bus into a non-coherent and coherent bus
|
ahansson
|
May 25th, 2012, 9:47 a.m.
|
|
|
|
[Submitted] Power: Fix MaxMiscDestRegs which was set to zero
|
ahansson
|
June 8th, 2012, 2:54 a.m.
|
|
|
|
[Submitted] Fix: Address a few benign memory leaks
|
ahansson
|
July 6th, 2012, 12:18 a.m.
|
|
|
|
[Submitted] mem: Do not rely on the NeedsWritable flag for responses
|
ahansson
|
December 29th, 2015, 4:16 p.m.
|
|
|
|
[Submitted] Checker: Bump the realview-o3-checker regression
|
ahansson
|
August 25th, 2012, 4 a.m.
|
|
|
|
[Submitted] Mem: Remove the file parameter from AbstractMemory
|
ahansson
|
September 10th, 2012, 9:15 a.m.
|
|
|
|
[Submitted] configs: Add a lat_mem_rd style test script
|
ahansson
|
February 15th, 2016, 9:01 a.m.
|
|
|
|
[Submitted] mem: Add deferred packet class to prefetcher
|
ahansson
|
February 14th, 2013, 1:52 a.m.
|
|
|
|
[Submitted] mem: Add static latency to the DRAM controller
|
ahansson
|
May 11th, 2013, 10:28 a.m.
|
|
|
|
[Submitted] config: Add a BaseSESystem builder for re-use in regressions
|
ahansson
|
June 6th, 2013, 2:30 p.m.
|
|
|
|
[Submitted] dev: Set HDLCD default pixel clock for 1080p @ 60Hz
|
ahansson
|
April 23rd, 2014, 12:18 p.m.
|
|
|
|
[Submitted] mem: Add DRAM cycle time
|
ahansson
|
April 23rd, 2014, 12:37 p.m.
|
|
|
|
[Submitted] arm: Fix v8 neon latency issue for loads/stores
|
ahansson
|
August 13th, 2014, 2:07 p.m.
|
|
|
|
[Submitted] cpu: Remove unused deallocateContext calls
|
ahansson
|
September 11th, 2014, 2:01 p.m.
|
|
|
|
[Submitted] arm: Add a model of an ARM PMUv3
|
ahansson
|
September 29th, 2014, 10:38 a.m.
|
|
|
|
[Submitted] mem: Rework the structuring of the prefetchers
|
ahansson
|
December 12th, 2014, 5:47 p.m.
|
|
|
|
[Submitted] style: Update the style checker to handle new include order
|
ahansson
|
January 26th, 2015, 5:55 p.m.
|
|
|
|
[Submitted] arm: Add a GICv2m device
|
ahansson
|
March 6th, 2015, 1:39 p.m.
|
|
|
|
[Submitted] mem: Pass shared downstream through caches
|
ahansson
|
March 30th, 2015, 9:17 a.m.
|
|
|
|
[Submitted] MEM: Add port proxies instead of non-structural ports
|
ahansson
|
December 19th, 2011, 5:53 a.m.
|
|
|
|
[Submitted] MEM: Differentiate functional cache accesses from CPU and memory
|
ahansson
|
January 5th, 2012, 5:17 a.m.
|
|
|
|
[Submitted] Ruby: Connect system port in Ruby network test
|
ahansson
|
January 27th, 2012, 3:57 a.m.
|
|
|
|
[Submitted] mem: Do not include snoop-filter latency in crossbar occupancy
|
ahansson
|
August 19th, 2015, 9:06 a.m.
|
|
|
|
[Submitted] swig: Use SWIG from environment when determining version
|
ahansson
|
June 20th, 2012, 4:32 p.m.
|
|
|
|
[Submitted] base: Add wrapped protobuf input stream
|
ahansson
|
December 6th, 2012, 7:53 p.m.
|
|
|
|
stats: Store vector stats using doubles and compress with zlib
|
ahansson
|
January 15th, 2013, 10:34 a.m.
|
|
|
|
[Submitted] mem: Fix SenderState related cache deadlock
|
ahansson
|
February 14th, 2013, 6:13 a.m.
|
|
|
|
[Submitted] cpu: Use request flags in trace playback
|
ahansson
|
March 28th, 2013, 3:28 a.m.
|
|
|
|
[Submitted] cpu: Move traffic generator sending out of generator states
|
ahansson
|
April 23rd, 2013, 12:26 a.m.
|
|
