|
|
implement remote gdb for x86
|
stever
|
November 25th, 2014, 6:33 a.m.
|
|
|
|
[Submitted] mem: clean up write buffer check in Cache::handleSnoop()
|
stever
|
February 6th, 2015, 12:38 a.m.
|
|
|
|
[Submitted] syscall_emul: implement MAP_FIXED option to mmap()
|
stever
|
October 21st, 2011, 7:51 a.m.
|
|
|
|
sim: unify memory & ethernet port binding mechanisms.
|
stever
|
June 13th, 2013, 7:46 a.m.
|
|
|
|
[Submitted] sim: remove unused MemoryModeStrings array
|
stever
|
June 24th, 2014, 6:12 a.m.
|
|
|
|
[Submitted] Replace curTick global variable with accessor functions.
|
stever
|
January 4th, 2011, 2:40 p.m.
|
|
|
|
[Submitted] o3: don't pass unnecessary data pointer to read()
|
stever
|
December 31st, 2015, 8:02 a.m.
|
|
|
|
[Submitted] o3: make LSQ full check more selective
|
stever
|
May 14th, 2014, 5:46 a.m.
|
|
|
|
[Submitted] process: add progName() virtual function
|
stever
|
July 26th, 2012, 4:52 p.m.
|
|
|
|
[Submitted] syscall_emul: fix bug in aux vector initialization
|
stever
|
January 18th, 2016, 6:53 p.m.
|
|
|
|
[Submitted] cpu: add a condition-code register class
|
stever
|
August 22nd, 2013, 12:41 a.m.
|
|
|
|
[Submitted] cache: coherence protocol enhancements & bug fixes
|
stever
|
August 27th, 2010, 3:50 p.m.
|
|
|
|
[Submitted] inorder: get rid of references to mainEventQueue.
|
stever
|
January 4th, 2011, 2:38 p.m.
|
|
|
|
[Submitted] syscall emul: fix Power Linux mmap constant, plus other cleanup
|
stever
|
May 23rd, 2011, 4:48 p.m.
|
|
|
|
[Submitted] sim: print pid in output header
|
stever
|
August 24th, 2015, 6:55 a.m.
|
|
|
|
[Submitted] style: remove trailing whitespace
|
stever
|
January 30th, 2016, 1:27 a.m.
|
|
|
|
[Submitted] sim: fold StartupCallback into SimObject
|
stever
|
June 27th, 2010, 9:24 p.m.
|
|
|
|
[Submitted] sim: revamp unserialization procedure
|
stever
|
July 29th, 2010, 9:46 p.m.
|
|
|
|
[Submitted] syscall emulation: add EmulatedDriver object
|
stever
|
September 23rd, 2014, 7:46 p.m.
|
|
|
|
[Submitted] config: revamp x86 config to avoid appending to SimObjectVectors
|
stever
|
March 26th, 2011, 12:17 p.m.
|
|
|
|
mem: implement x86 locked accesses in timing-mode classic cache
|
stever
|
March 14th, 2015, 5:19 p.m.
|
|
|
|
[Submitted] x86: implement rcpps and rcpss SSE insts
|
stever
|
August 24th, 2015, 6:55 a.m.
|
|
|
|
[Submitted] tests: remove EIO tests
|
stever
|
August 10th, 2016, 5:08 p.m.
|
|
|
|
[Submitted] cpu/inorder: merge register class enums
|
stever
|
August 22nd, 2013, 12:38 a.m.
|
|
|
|
[Submitted] base: disable FastAlloc in debug builds by default
|
stever
|
March 16th, 2011, 10:55 a.m.
|
|
|
|
Use x86's Trap flag for remote gdb single-stepping
|
stever
|
November 25th, 2014, 6:34 a.m.
|
|
|
|
[Submitted] SE: move page allocation from PageTable to Process
|
stever
|
October 21st, 2011, 7:51 a.m.
|
|
|
|
x86: Implementation of Int3 and Int_Ib in long mode
|
stever
|
August 28th, 2013, 3:52 a.m.
|
|
|
|
[Submitted] scons/swig: refactor some of the scons/SWIG code
|
stever
|
September 24th, 2011, 9:49 a.m.
|
|
|
|
[Submitted] cpu. arch: add initiateMemRead() to ExecContext interface
|
stever
|
December 31st, 2015, 8:10 a.m.
|
|
|
|
[Discarded] ruby: don't make O3 CPU squash on loads that hit outstanding requests
|
stever
|
May 14th, 2014, 5:47 a.m.
|
|
|
|
[Submitted] DynInst: get rid of dead MyHash code.
|
stever
|
February 28th, 2012, 11:04 p.m.
|
|
|
|
[Submitted] SETranslatingPortProxy: fix bug in tryReadString()
|
stever
|
July 26th, 2012, 5:14 p.m.
|
|
|
|
[Submitted] arch/x86: add support for explicit CC register file
|
stever
|
August 22nd, 2013, 12:41 a.m.
|
|
|
|
[Submitted] mem: fix functional accesses to deal with coherence change
|
stever
|
August 27th, 2010, 3:50 p.m.
|
|
|
|
[Submitted] inorder: replace schedEvent() code with reschedule().
|
stever
|
January 4th, 2011, 2:39 p.m.
|
|
|
|
[Submitted] sim: don't ignore SIG_TRAP
|
stever
|
August 24th, 2015, 6:55 a.m.
|
|
|
|
[Submitted] style: fix missing spaces in control statements
|
stever
|
January 30th, 2016, 1:28 a.m.
|
|
|
|
[Submitted] sim: make Python Root object a singleton
|
stever
|
June 27th, 2010, 9:28 p.m.
|
|
|
|
[Submitted] syscall emulation: Put BufferArg classes in a separate header.
|
stever
|
September 23rd, 2014, 7:47 p.m.
|
|
|
|
[Submitted] util/regress: make default action a more thorough regression
|
stever
|
April 20th, 2011, 10:42 p.m.
|
|
|
|
x86: implement movntps/movntpd SSE insts
|
stever
|
October 7th, 2015, 3 a.m.
|
|
|
|
[Submitted] cpu/o3: clean up physical register file
|
stever
|
August 22nd, 2013, 12:38 a.m.
|
|
|
|
[Submitted] sim: fail on implicit creation of orphans via ports
|
stever
|
July 29th, 2010, 9:35 p.m.
|
|
|
|
[Submitted] pseudo_inst: clean up workbegin/workend functions
|
stever
|
September 6th, 2011, 2:22 p.m.
|
|
|
|
[Submitted] SimObject: add export_method* hooks to export C++ methods to Python
|
stever
|
September 24th, 2011, 9:51 a.m.
|
|
|
|
o3: issue excl. prefetch as soon as store address is available
|
stever
|
May 14th, 2014, 5:47 a.m.
|
|
|
|
[Submitted] arch: get rid of dummy var init
|
stever
|
January 19th, 2016, 3:48 a.m.
|
|
|
|
[Submitted] scons: don't die on warnings in swig-generated code
|
stever
|
March 21st, 2013, 10:10 p.m.
|
|
|
|
[Submitted] cache: fail SC when invalidated while waiting for bus
|
stever
|
August 27th, 2010, 3:50 p.m.
|
|
