|
|
[Submitted] mem: Merge interleaved ranges when creating backing store
|
ahansson
|
February 19th, 2013, 6:38 a.m.
|
|
|
|
[Submitted] mem: Merge ranges in bus before passing them on
|
ahansson
|
February 19th, 2013, 6:38 a.m.
|
|
|
|
[Discarded] mem: Merge ranges that are part of the conf table
|
ahansson
|
November 1st, 2012, 10:38 a.m.
|
|
|
|
[Submitted] mem: Merge ranges that are part of the conf table
|
ahansson
|
December 6th, 2012, 8:16 p.m.
|
|
|
|
[Submitted] mem: mmap the backing store with MAP_NORESERVE
|
ahansson
|
February 3rd, 2015, 7:57 p.m.
|
|
|
|
[Submitted] mem: Modernise MSHR iterators to C++11
|
ahansson
|
March 17th, 2015, 7:09 p.m.
|
|
|
|
[Discarded] mem: Modernise the CacheSet class, and avoid templates
|
ahansson
|
August 31st, 2015, 9:20 a.m.
|
|
|
|
[Submitted] mem: More descriptive address-mapping scheme names
|
ahansson
|
March 7th, 2014, 11:35 p.m.
|
|
|
|
[Submitted] mem: More descriptive DRAM config names
|
ahansson
|
May 14th, 2013, 12:45 a.m.
|
|
|
|
[Submitted] mem: More descriptive enum names for address mapping
|
ahansson
|
March 28th, 2013, 3:28 a.m.
|
|
|
|
[Submitted] MEM: Move all read/write blob functions from Port to PortProxy
|
ahansson
|
February 15th, 2012, 5:58 a.m.
|
|
|
|
[Submitted] mem: Move cache_impl.hh to cache.cc
|
ahansson
|
August 13th, 2015, 8:29 p.m.
|
|
|
|
[Submitted] mem: Move crossbar default latencies to subclasses
|
ahansson
|
February 19th, 2015, 7:55 a.m.
|
|
|
|
[Submitted] MEM: Move port creation to the memory object(s) construction
|
ahansson
|
February 14th, 2012, 10:39 a.m.
|
|
|
|
[Submitted] mem: Move the point of coherency to the coherent crossbar
|
ahansson
|
January 1st, 2016, 2:33 p.m.
|
|
|
|
[Discarded] mem: Only forward the non-writable flag if truly needed
|
ahansson
|
December 9th, 2015, 11:58 p.m.
|
|
|
|
[Submitted] mem: Only track snooping ports in the snoop filter
|
ahansson
|
August 21st, 2015, 3:50 p.m.
|
|
|
|
[Submitted] mem: Order packet queue only on matching addresses
|
ahansson
|
October 13th, 2015, 3:36 p.m.
|
|
|
|
[Submitted] mem: Pass shared downstream through caches
|
ahansson
|
March 30th, 2015, 9:17 a.m.
|
|
|
|
[Submitted] MEM: Pass the ports from Python to C++ using the Swig params
|
ahansson
|
January 18th, 2012, 2:32 a.m.
|
|
|
|
[Submitted] mem: Perform write merging in the DRAM write queue
|
ahansson
|
August 5th, 2013, 4:55 p.m.
|
|
|
|
[Submitted] mem: Pick the next DRAM request based on bank availability
|
ahansson
|
October 16th, 2013, 7:41 a.m.
|
|
|
|
[Submitted] MEM: Prepare mport for master/slave split
|
ahansson
|
February 20th, 2012, 2:55 a.m.
|
|
|
|
[Submitted] mem: Refactor assignment of Packet types
|
ahansson
|
August 13th, 2014, 2:07 p.m.
|
|
|
|
mem: Reflect that packet address and size are always valid
|
ahansson
|
August 19th, 2015, 9:06 a.m.
|
|
|
|
[Submitted] mem: Relax packet src/dest check and shift onus to crossbar
|
ahansson
|
November 17th, 2014, 6:17 a.m.
|
|
|
|
[Submitted] mem: Remove DRAMSim2 DDR3 configuration
|
ahansson
|
September 29th, 2014, 10:41 a.m.
|
|
|
|
[Submitted] mem: Remove extraneous acquire/release flags and attributes
|
ahansson
|
August 5th, 2015, 8:51 a.m.
|
|
|
|
[Submitted] MEM: Remove legacy DRAM in preparation for memory updates
|
ahansson
|
March 21st, 2012, 10:04 a.m.
|
|
|
|
[Submitted] mem: Remove null-check bypassing in Packet::getPtr
|
ahansson
|
November 17th, 2014, 6:13 a.m.
|
|
|
|
[Submitted] MEM: Remove onRetryList from BusPort and rely on retryList
|
ahansson
|
January 18th, 2012, 2:29 a.m.
|
|
|
|
[Submitted] mem: Remove Packet source from ForwardResponseRecord
|
ahansson
|
January 12th, 2015, 4:09 p.m.
|
|
|
|
[Submitted] MEM: Remove Port removeConn and MemObject deletePortRefs
|
ahansson
|
December 19th, 2011, 5:57 a.m.
|
|
|
|
[Submitted] mem: Remove printing of DRAM params
|
ahansson
|
April 23rd, 2014, 12:36 p.m.
|
|
|
|
[Submitted] mem: Remove redundant allocateUncachedReadBuffer in cache
|
ahansson
|
March 17th, 2015, 7:09 p.m.
|
|
|
|
[Submitted] mem: Remove redundant is_top_level cache parameter
|
ahansson
|
June 10th, 2015, 7:59 a.m.
|
|
|
|
[Submitted] mem: Remove redundant Packet::allocate calls
|
ahansson
|
November 17th, 2014, 6:14 a.m.
|
|
|
|
[Discarded] mem: Remove RubyMemoryControl and rely on DRAMCtrl
|
ahansson
|
April 2nd, 2015, 9:31 a.m.
|
|
|
|
[Submitted] mem: Remove templates in cache model
|
ahansson
|
March 30th, 2015, 9:16 a.m.
|
|
|
|
[Submitted] MEM: Remove the Broadcast destination from the packet
|
ahansson
|
April 4th, 2012, 12:52 a.m.
|
|
|
|
[Submitted] mem: Remove the cache builder
|
ahansson
|
May 23rd, 2013, 12:44 a.m.
|
|
|
|
[Submitted] Mem: Remove the file parameter from AbstractMemory
|
ahansson
|
September 10th, 2012, 9:15 a.m.
|
|
|
|
[Submitted] MEM: Remove the functional ports from the memory system
|
ahansson
|
December 19th, 2011, 6 a.m.
|
|
|
|
[Submitted] mem: Remove the GHB prefetcher from the source tree
|
ahansson
|
September 10th, 2014, 7:51 a.m.
|
|
|
|
[Submitted] mem: Remove the joining of neighbouring ranges
|
ahansson
|
December 6th, 2012, 8:01 p.m.
|
|
|
|
[Submitted] MEM: Remove the notion of the default port
|
ahansson
|
December 19th, 2011, 5:56 a.m.
|
|
|
|
[Submitted] MEM: Remove the otherPort from the cache ports
|
ahansson
|
January 18th, 2012, 2:33 a.m.
|
|
|
|
[Submitted] mem: Remove unused cache squash functionality
|
ahansson
|
August 13th, 2015, 8:31 p.m.
|
|
|
|
[Submitted] mem: Remove unused cache squash functionality
|
ahansson
|
December 9th, 2015, 11:52 p.m.
|
|
|
|
[Submitted] mem: Remove unused cache stats
|
ahansson
|
February 24th, 2016, 9:29 a.m.
|
|
