|
|
[Submitted] Mem: add per-master stats to physmem
|
ali
|
May 2nd, 2012, 1:10 p.m.
|
|
|
|
[Submitted] mem: Add parameter to reserve MSHR entries for demand access
|
ahansson
|
December 12th, 2014, 5:46 p.m.
|
|
|
|
[Submitted] mem: Add PacketInfo to be used for packet probe points
|
ahansson
|
September 25th, 2015, 2:29 p.m.
|
|
|
|
[Submitted] mem: Add optional request flags to the packet trace
|
ahansson
|
March 14th, 2013, 7 a.m.
|
|
|
|
[Submitted] mem: Add option to force in-order insertion in PacketQueue
|
ahansson
|
February 19th, 2015, 7:56 a.m.
|
|
|
|
[Submitted] mem: Add missing stats update for uncacheable MSHRs
|
ahansson
|
March 30th, 2015, 9:16 a.m.
|
|
|
|
[Submitted] mem: Add missig timing and current parameters to DRAM configs
|
ahansson
|
September 29th, 2014, 10:42 a.m.
|
|
|
|
[Submitted] mem: Add memory rank-to-rank delay
|
ahansson
|
September 10th, 2014, 7:52 a.m.
|
|
|
|
[Submitted] mem: Add MemChecker and MemCheckerMonitor
|
ahansson
|
December 12th, 2014, 5:45 p.m.
|
|
|
|
[Discarded] mem: add M5_VAR_USED to comm_monitor function vars
|
bpotter
|
February 15th, 2017, 8:43 p.m.
|
|
|
|
[Submitted] mem: Add interleaving bits to the address ranges
|
ahansson
|
December 6th, 2012, 8:09 p.m.
|
|
|
|
[Submitted] mem: Add instruction sequence number to request
|
cdunham
|
August 11th, 2015, 9:05 p.m.
|
|
|
|
[Submitted] mem: Add initial HBM configurations
|
cdunham
|
August 12th, 2015, 5:38 p.m.
|
|
|
|
[Discarded] mem: Add HMC Timing Paramters
|
onaji
|
April 28th, 2015, 2:04 p.m.
|
|
|
|
[Submitted] mem: Add HMC Timing Parameters
|
myzinsky
|
June 5th, 2015, 4 p.m.
|
|
|
|
[Submitted] mem: Add forward snoop check for HardPFReqs
|
ahansson
|
March 30th, 2015, 9:16 a.m.
|
|
|
|
[Submitted] mem: Add ExternalMaster and ExternalSlave ports
|
ahansson
|
September 29th, 2014, 10:46 a.m.
|
|
|
|
[Submitted] mem: Add explicit Cache subclass and make BaseCache abstract
|
ahansson
|
August 13th, 2015, 8:31 p.m.
|
|
|
|
[Submitted] mem: Add DRAMPower wrapping class
|
ahansson
|
September 29th, 2014, 10:42 a.m.
|
|
|
|
[Submitted] mem: add DRAM powerdown timing
|
cdunham
|
August 4th, 2016, 4:35 p.m.
|
|
|
|
[Submitted] mem: add DRAM powerdown current
|
cdunham
|
August 4th, 2016, 4:35 p.m.
|
|
|
|
[Submitted] mem: Add DRAM power states to the controller
|
ahansson
|
April 23rd, 2014, 12:34 p.m.
|
|
|
|
[Submitted] mem: Add DRAM low-power functionality
|
cdunham
|
August 4th, 2016, 4:35 p.m.
|
|
|
|
[Submitted] mem: Add DRAM device size and check against config
|
ahansson
|
September 29th, 2014, 10:44 a.m.
|
|
|
|
[Submitted] mem: Add DRAM cycle time
|
ahansson
|
April 23rd, 2014, 12:37 p.m.
|
|
|
|
[Submitted] mem: Add deferred packet class to prefetcher
|
ahansson
|
February 14th, 2013, 1:52 a.m.
|
|
|
|
[Submitted] mem: Add DDR4 bank group timing
|
ahansson
|
September 10th, 2014, 7:52 a.m.
|
|
|
|
[Submitted] mem: Add DDR3 and LPDDR2 DRAM controller configurations
|
ahansson
|
December 6th, 2012, 8:31 p.m.
|
|
|
|
[Submitted] mem: Add crossbar latencies
|
ahansson
|
February 19th, 2015, 7:55 a.m.
|
|
|
|
[Submitted] mem: Add const getters for write packet data
|
ahansson
|
November 17th, 2014, 6:13 a.m.
|
|
|
|
[Submitted] mem: Add close adaptive paging policy to DRAM controller model
|
ahansson
|
March 7th, 2014, 11:44 p.m.
|
|
|
|
[Submitted] mem: Add CleanEvict and Writeback support to snoop filters
|
ahansson
|
August 19th, 2015, 9:07 a.m.
|
|
|
|
[Submitted] mem: Add clean evicts to improve snoop filter tracking
|
ahansson
|
June 10th, 2015, 7:59 a.m.
|
|
|
|
[Submitted] mem: Add checks and explanation for assertMemInhibit usage
|
ahansson
|
November 17th, 2014, 6:14 a.m.
|
|
|
|
[Submitted] mem: Add check if SimpleDRAM nextReqEvent is scheduled
|
ahansson
|
February 19th, 2013, 6:39 a.m.
|
|
|
|
[Submitted] mem: Add check for snooping ports in the snoop filter
|
ahansson
|
August 19th, 2015, 9:07 a.m.
|
|
|
|
[Submitted] mem: Add callback to compute stats prior to dump event
|
cdunham
|
August 4th, 2016, 4:35 p.m.
|
|
|
|
[Submitted] mem: Add cache clusivity
|
ahansson
|
October 19th, 2015, 5:02 p.m.
|
|
|
|
[Submitted] mem: add cache class destructor to avoid memory leak
|
rioshering
|
March 27th, 2013, 3:34 p.m.
|
|
|
|
[Submitted] mem: Add bytes per activate DRAM controller stat
|
ahansson
|
May 11th, 2013, 10:29 a.m.
|
|
|
|
[Submitted] mem: Add byte mask to Packet::checkFunctional
|
ahansson
|
February 19th, 2015, 7:56 a.m.
|
|
|
|
[Submitted] mem: add boolean to disable PacketQueue's size sanity check
|
atgutier
|
October 30th, 2015, 9:52 p.m.
|
|
|
|
[Submitted] mem: Add basic stats to the buses
|
ahansson
|
April 5th, 2013, 6:39 a.m.
|
|
|
|
[Submitted] mem: Add bank and rank indices as fields to the DRAM bank
|
ahansson
|
June 3rd, 2014, 4:33 p.m.
|
|
|
|
[Submitted] mem: Add an option to perform clean writebacks from caches
|
ahansson
|
October 19th, 2015, 5:02 p.m.
|
|
|
|
[Submitted] mem: Add an internal packet queue in SimpleMemory
|
ahansson
|
July 12th, 2013, 2:04 p.m.
|
|
|
|
[Submitted] mem: Add additional tolerance to stride prefetcher (prefetcher patch #3)
|
mhayenga
|
September 6th, 2013, 5:38 p.m.
|
|
|
|
[Submitted] mem: Add access statistics for the snoop filter
|
ahansson
|
September 10th, 2014, 7:54 a.m.
|
|
|
|
[Submitted] mem: Add a wrapped DRAMSim2 memory controller
|
ahansson
|
November 14th, 2013, 6:24 p.m.
|
|
|
|
[Submitted] mem: Add a WideIO DRAM configuration
|
ahansson
|
March 28th, 2013, 3:27 a.m.
|
|
