|
|
[Submitted] base: Add XOR-based hashed address interleaving
|
ahansson
|
January 21st, 2015, 1:22 p.m.
|
|
|
|
[Submitted] MEM: Make the RubyPort physMemPort a PioPort instead of M5Port
|
ahansson
|
January 18th, 2012, 2:35 a.m.
|
|
|
|
[Submitted] MEM: Move port creation to the memory object(s) construction
|
ahansson
|
February 14th, 2012, 10:39 a.m.
|
|
|
|
[Submitted] MEM: Remove the Broadcast destination from the packet
|
ahansson
|
April 4th, 2012, 12:52 a.m.
|
|
|
|
[Submitted] scons: Enable -Wextra by default
|
ahansson
|
December 28th, 2015, 6:14 p.m.
|
|
|
|
[Submitted] Device: Bump PIO and PCI latencies to more reasonable values
|
ahansson
|
August 29th, 2012, 3:37 p.m.
|
|
|
|
[Submitted] Mem: Add a maximum bandwidth to SimpleMemory
|
ahansson
|
September 12th, 2012, 9:38 a.m.
|
|
|
|
[Submitted] configs: Add a lat_mem_rd style test script
|
ahansson
|
February 15th, 2016, 9:01 a.m.
|
|
|
|
[Submitted] mem: Tidy up bus addr range debug messages
|
ahansson
|
November 1st, 2012, 1:49 a.m.
|
|
|
|
stats: Add example script to extract stats from SQL database
|
ahansson
|
January 15th, 2013, 10:27 a.m.
|
|
|
|
[Submitted] scons: Add warning for overloaded virtual functions
|
ahansson
|
February 14th, 2013, 1:55 a.m.
|
|
|
|
[Submitted] mem: Tidy up a few variables in the bus
|
ahansson
|
April 22nd, 2013, 3:32 p.m.
|
|
|
|
[Submitted] mem: Add static latency to the DRAM controller
|
ahansson
|
May 11th, 2013, 10:28 a.m.
|
|
|
|
[Submitted] mem: Reorganize cache tags and make them a SimObject
|
ahansson
|
June 20th, 2013, 5:47 p.m.
|
|
|
|
[Submitted] ruby: Simplify RubyPort flow control and routing
|
ahansson
|
October 10th, 2013, 7:49 a.m.
|
|
|
|
[Submitted] mem: Fixes for DRAM stats accounting
|
ahansson
|
October 31st, 2013, 9:46 a.m.
|
|
|
|
[Submitted] mem: Fix incorrect assert failure in the Cache
|
ahansson
|
February 26th, 2014, 10:52 a.m.
|
|
|
|
[Submitted] arm: Panics in miscreg read functions can be tripped by O3 model
|
ahansson
|
April 23rd, 2014, 12:19 p.m.
|
|
|
|
[Submitted] mem: Update DDR3 and DDR4 based on datasheets
|
ahansson
|
April 23rd, 2014, 12:37 p.m.
|
|
|
|
[Submitted] cpu: Add ExecFlags debug flag
|
ahansson
|
September 10th, 2014, 7:51 a.m.
|
|
|
|
[Submitted] dev: Use shared_ptr for Arguments::Data
|
ahansson
|
September 29th, 2014, 10:39 a.m.
|
|
|
|
[Submitted] tests: Remove deprecated InOrderCPU tests
|
ahansson
|
December 18th, 2014, 6:46 p.m.
|
|
|
|
[Submitted] mem: mmap the backing store with MAP_NORESERVE
|
ahansson
|
February 3rd, 2015, 7:57 p.m.
|
|
|
|
[Submitted] arm: Share a port for the two table walker objects
|
ahansson
|
February 19th, 2015, 7:55 a.m.
|
|
|
|
[Submitted] MEM: Separate queries for snooping and address ranges
|
ahansson
|
December 19th, 2011, 5:58 a.m.
|
|
|
|
[Submitted] Regression: Update the regress script after SE/FS merge
|
ahansson
|
February 1st, 2012, 5:51 a.m.
|
|
|
|
[Submitted] MEM: Make all the port proxy members const
|
ahansson
|
February 24th, 2012, 12:55 a.m.
|
|
|
|
[Submitted] Regression: Add ANSI colours to highlight test status
|
ahansson
|
April 6th, 2012, 9:16 a.m.
|
|
|
|
[Submitted] Mem: Determine bus block size during initialisation
|
ahansson
|
September 21st, 2012, 9:03 a.m.
|
|
|
|
[Submitted] Checkpoint: Make system serialize call children
|
ahansson
|
October 12th, 2012, 1:46 a.m.
|
|
|
|
[Submitted] mem: Add interleaving bits to the address ranges
|
ahansson
|
December 6th, 2012, 8:09 p.m.
|
|
|
|
[Submitted] ruby: Fix regressions and make Ruby configs Python packages
|
ahansson
|
October 7th, 2016, 9:40 a.m.
|
|
|
|
[Submitted] mem: Add check if SimpleDRAM nextReqEvent is scheduled
|
ahansson
|
February 19th, 2013, 6:39 a.m.
|
|
|
|
[Submitted] mem: Introduce a variable for the retrying port
|
ahansson
|
March 14th, 2013, 7:02 a.m.
|
|
|
|
[Submitted] config: Add a system clock command-line option
|
ahansson
|
May 24th, 2013, 3:28 a.m.
|
|
|
|
[Submitted] mem: Set the cache line size on a system level
|
ahansson
|
July 12th, 2013, 3:06 p.m.
|
|
|
|
[Submitted] mem: Unify request selection for read and write queues
|
ahansson
|
October 16th, 2013, 7:48 a.m.
|
|
|
|
[Submitted] cpu: Allow setWhen on trace objects
|
ahansson
|
April 23rd, 2014, 12:24 p.m.
|
|
|
|
[Submitted] power: Add basic DVFS support for gem5
|
ahansson
|
June 11th, 2014, 5:03 p.m.
|
|
|
|
[Submitted] sim: bump checkpoint version for multiple event queues
|
ahansson
|
August 13th, 2014, 12:49 p.m.
|
|
|
|
[Submitted] config: Add port splicing capability to PortRef class
|
ahansson
|
August 20th, 2014, 8:35 a.m.
|
|
|
|
[Submitted] energy: Memory-mapped Energy Controller component
|
ahansson
|
September 10th, 2014, 7:53 a.m.
|
|
|
|
[Submitted] mem: Add DRAM device size and check against config
|
ahansson
|
September 29th, 2014, 10:44 a.m.
|
|
|
|
[Submitted] mem: Make Request getters const
|
ahansson
|
November 17th, 2014, 6:14 a.m.
|
|
|
|
[Submitted] arm: Raise an alignment fault if a PC has illegal alignment
|
ahansson
|
December 12th, 2014, 5:45 p.m.
|
|
|
|
[Submitted] config: Specify OS type and release on command line
|
ahansson
|
February 23rd, 2015, 2:15 p.m.
|
|
|
|
[Submitted] mem: Allocate cache writebacks before new MSHRs
|
ahansson
|
March 22nd, 2015, 7:35 a.m.
|
|
|
|
[Submitted] mem: Remove redundant is_top_level cache parameter
|
ahansson
|
June 10th, 2015, 7:59 a.m.
|
|
|
|
[Submitted] Stats: Fix the realview regression stats after nvmem move
|
ahansson
|
March 2nd, 2012, 5:56 a.m.
|
|
|
|
[Submitted] mem: Add PacketInfo to be used for packet probe points
|
ahansson
|
September 25th, 2015, 2:29 p.m.
|
|
