|
|
[Submitted] cpu: o3: another assert instead of check
|
nilay
|
March 4th, 2015, 8:53 a.m.
|
|
|
|
[Submitted] cpu: o3: combine if with same condition
|
nilay
|
February 28th, 2015, 10:39 p.m.
|
|
|
|
[Submitted] cpu: o3: commit: mark pipeline delay variable as consts
|
nilay
|
February 28th, 2015, 10:41 p.m.
|
|
|
|
[Discarded] cpu: o3: record cpi stacks
|
nilay
|
March 4th, 2015, 9 a.m.
|
|
|
|
[Submitted] cpu: o3: remove member variable squashCounter
|
nilay
|
February 28th, 2015, 10:37 p.m.
|
|
|
|
[Submitted] cpu: o3: Remove unused code in iew, add assert instead.
|
nilay
|
March 4th, 2015, 8:41 a.m.
|
|
|
|
[Submitted] cpu: o3: remove unused function annotateMemoryUnits()
|
nilay
|
February 28th, 2015, 10:34 p.m.
|
|
|
|
[Submitted] cpu: o3: remove unused stat variables.
|
nilay
|
February 28th, 2015, 10:40 p.m.
|
|
|
|
[Submitted] cpu: o3: replace issueLatency with bool pipelined
|
nilay
|
April 20th, 2015, 4:49 p.m.
|
|
|
|
[Submitted] cpu: o3: single cycle default div microop latency on x86
|
nilay
|
April 20th, 2015, 4:48 p.m.
|
|
|
|
[Discarded] cpu: some changes to switching
|
nilay
|
June 7th, 2013, 3:47 p.m.
|
|
|
|
[Discarded] etherlink: add simobjects at the endpoints to the link structure
|
nilay
|
February 10th, 2013, 1:46 p.m.
|
|
|
|
[Submitted] eventq: add a function for replacing head of the queue
|
nilay
|
January 3rd, 2012, 4:04 p.m.
|
|
|
|
[Submitted] ext: add the source code for DSENT
|
nilay
|
September 18th, 2014, 9:26 p.m.
|
|
|
|
[Submitted] ext: dsent: adds a Python interface, drops C++ one
|
nilay
|
September 18th, 2014, 9:27 p.m.
|
|
|
|
[Discarded] Extend physical memory beyond 4GB
|
nilay
|
February 15th, 2012, 3:06 p.m.
|
|
|
|
[Submitted] Fix switching of CPUs
|
nilay
|
February 28th, 2012, 6:40 a.m.
|
|
|
|
[Discarded] Fix x86 TLB and Walker
|
nilay
|
February 28th, 2012, 6:41 a.m.
|
|
|
|
[Submitted] Fix x86 TLB and Walker
|
nilay
|
February 28th, 2012, 6:47 a.m.
|
|
|
|
[Submitted] Hammer protocol: Change how data to copied from L1 to L2 cache and vice-versa
|
nilay
|
December 2nd, 2010, 11:01 a.m.
|
|
|
|
[Discarded] IDE Disk: Bring it inline with QEMU
|
nilay
|
October 10th, 2011, 5:54 p.m.
|
|
|
|
[Discarded] inorder cpu: remove params.hh
|
nilay
|
January 5th, 2013, 9:19 a.m.
|
|
|
|
[Submitted] ISA Parser: Allow predication of source and destination registers
|
nilay
|
April 16th, 2012, 9:52 p.m.
|
|
|
|
[Discarded] ISA Parser: runtime read, write conditions for registers
|
nilay
|
April 16th, 2012, 9:52 p.m.
|
|
|
|
[Submitted] mem: change the namespace Message to ProtoMessage
|
nilay
|
August 28th, 2014, 6 p.m.
|
|
|
|
[Discarded] mem: dram ctrl: correct errors due to busBusyUntil variable
|
nilay
|
October 28th, 2014, 3:19 a.m.
|
|
|
|
[Submitted] mem: packet: Add const to constructor argument
|
nilay
|
June 29th, 2015, 6:18 a.m.
|
|
|
|
[Submitted] MemCmd: Add a command for invalidation requests to LSQ
|
nilay
|
January 13th, 2012, 3:58 a.m.
|
|
|
|
[Submitted] memtest: move check on outstanding requests
|
nilay
|
October 3rd, 2012, 9:10 p.m.
|
|
|
|
[Submitted] MESI Coherence Protocol: Add calls for profiling misses
|
nilay
|
November 1st, 2011, 10:29 p.m.
|
|
|
|
[Submitted] MESI Coherence Protocol: Fix L2 miss statistics
|
nilay
|
December 30th, 2011, 3:48 p.m.
|
|
|
|
[Submitted] MESI: Add queues for stalled requests
|
nilay
|
December 2nd, 2010, 3:58 a.m.
|
|
|
|
[Submitted] MOESI Hammer: Remove a couple of errors
|
nilay
|
December 30th, 2011, 3:57 p.m.
|
|
|
|
[Submitted] Moving Ruby to M5's debug print support
|
nilay
|
October 17th, 2010, 2:22 p.m.
|
|
|
|
[Submitted] NDEBUG for Ruby Assert statement
|
nilay
|
December 2nd, 2010, 1:23 p.m.
|
|
|
|
[Discarded] O3 CPU: Add a boolean flag for instruction midway in execution
|
nilay
|
December 30th, 2011, 4:37 p.m.
|
|
|
|
[Submitted] O3 CPU: Improve handling of delayed commit flag
|
nilay
|
January 28th, 2012, 9:02 p.m.
|
|
|
|
[Submitted] O3 CPU: Provide the squashing instruction
|
nilay
|
January 18th, 2012, 10:06 a.m.
|
|
|
|
[Discarded] O3 CPU: Remove interruptPending from fetch
|
nilay
|
December 30th, 2011, 4:30 p.m.
|
|
|
|
[Submitted] O3 CPU: Strengthen condition for handling interrupts
|
nilay
|
January 28th, 2012, 9:01 p.m.
|
|
|
|
[Submitted] O3 Fetch: Check if PC is pointing to Microcode ROM
|
nilay
|
January 18th, 2012, 9:57 a.m.
|
|
|
|
[Submitted] O3 LSQ: Implement TSO
|
nilay
|
November 15th, 2011, 6:59 a.m.
|
|
|
|
[Submitted] O3, Ruby: Forward invalidations from Ruby to O3 CPU
|
nilay
|
October 17th, 2011, 11:23 p.m.
|
|
|
|
[Submitted] o3: drop unused statistic wbPenalized and wbPenalizedRate
|
nilay
|
September 13th, 2015, 5:39 p.m.
|
|
|
|
[Submitted] Regression: Add a test for x86 timing full system ruby simulation
|
nilay
|
December 30th, 2011, 4:27 p.m.
|
|
|
|
[Submitted] Reorder Cache Lookup in Protocol Files
|
nilay
|
January 25th, 2011, 9:18 a.m.
|
|
|
|
[Submitted] Replace WARN and ERROR statements in Ruby
|
nilay
|
December 2nd, 2010, 1:14 p.m.
|
|
|
|
[Submitted] ruby banked array: do away with event scheduling
|
nilay
|
September 13th, 2012, 7:58 a.m.
|
|
|
|
[Submitted] Ruby Cache: Add param for marking caches as instruction only
|
nilay
|
January 3rd, 2012, 4:17 p.m.
|
|
|
|
[Submitted] Ruby EventQueue: Remove unused functions
|
nilay
|
January 3rd, 2012, 4:39 p.m.
|
|
