|
|
[Submitted] MEM: Remove Port removeConn and MemObject deletePortRefs
|
ahansson
|
December 19th, 2011, 5:57 a.m.
|
|
|
|
[Submitted] mem: Convert Request static const flags to enums
|
ahansson
|
June 26th, 2015, 9:26 p.m.
|
|
|
|
[Discarded] mem: Cleanup packet attributes and rely on command type
|
ahansson
|
August 6th, 2015, 9:41 p.m.
|
|
|
|
[Submitted] config: Update memtest to stress test clean writebacks
|
ahansson
|
October 19th, 2015, 5:03 p.m.
|
|
|
|
[Discarded] gcc: Enable tuning for native CPU features for gcc and clang
|
ahansson
|
July 2nd, 2012, 3:45 a.m.
|
|
|
|
[Submitted] Mem: Use range operations in bus in preparation for striping
|
ahansson
|
September 21st, 2012, 9 a.m.
|
|
|
|
[Submitted] mem: Remove unused cache stats
|
ahansson
|
February 24th, 2016, 9:29 a.m.
|
|
|
|
[Submitted] Mem: Use deque instead of list for bus retries
|
ahansson
|
October 12th, 2012, 1:41 a.m.
|
|
|
|
[Submitted] config: Traverse lists when visiting children in all proxy
|
ahansson
|
December 6th, 2012, 8:08 p.m.
|
|
|
|
[Submitted] mem: Add a method to build multi-channel DRAM configurations
|
ahansson
|
February 19th, 2013, 6:38 a.m.
|
|
|
|
[Submitted] mem: Add a generic id field to the packet trace
|
ahansson
|
March 14th, 2013, 7:01 a.m.
|
|
|
|
[Submitted] config: Add a CPU clock command-line option
|
ahansson
|
May 24th, 2013, 3:18 a.m.
|
|
|
|
[Submitted] mem: Add an internal packet queue in SimpleMemory
|
ahansson
|
July 12th, 2013, 2:04 p.m.
|
|
|
|
[Submitted] tests: Move ISA-independent tests to the NULL ISA
|
ahansson
|
August 19th, 2013, 9:43 a.m.
|
|
|
|
[Submitted] mem: Add a simple adaptive version of the open-page policy
|
ahansson
|
October 16th, 2013, 7:47 a.m.
|
|
|
|
[Discarded] ruby: Add bridges between RubyPort and NoncoherentBus
|
ahansson
|
January 23rd, 2014, 5:33 p.m.
|
|
|
|
[Submitted] cpu: Make CPU and ThreadContext getters const
|
ahansson
|
March 6th, 2014, 7:22 p.m.
|
|
|
|
[Submitted] arm: add preliminary ISA splits for ARM arch
|
ahansson
|
April 23rd, 2014, 12:24 p.m.
|
|
|
|
[Submitted] config: Update Streamline scripts and configs
|
ahansson
|
August 20th, 2014, 8:35 a.m.
|
|
|
|
[Submitted] energy: Small extentions and fixes for DVFS handler
|
ahansson
|
September 10th, 2014, 7:52 a.m.
|
|
|
|
[Submitted] mem: DRAMPower integration for on-line DRAM power stats
|
ahansson
|
September 29th, 2014, 10:44 a.m.
|
|
|
|
[Submitted] mem: Add checks and explanation for assertMemInhibit usage
|
ahansson
|
November 17th, 2014, 6:14 a.m.
|
|
|
|
[Submitted] cpu: Always mask the snoop address when performing lock check
|
ahansson
|
November 24th, 2014, 12:20 p.m.
|
|
|
|
[Submitted] arm: Clean up and document decoder API
|
ahansson
|
December 12th, 2014, 5:45 p.m.
|
|
|
|
[Submitted] mem: Remove unused Packet src and dest fields
|
ahansson
|
January 12th, 2015, 4:10 p.m.
|
|
|
|
[Submitted] mem: Fix cache MSHR conflict determination
|
ahansson
|
February 23rd, 2015, 1:05 p.m.
|
|
|
|
[Submitted] MEM: Clean-up of Functional/Virtual/TranslatingPort remnants
|
ahansson
|
January 29th, 2012, 10:49 a.m.
|
|
|
|
[Submitted] mem: Split WriteInvalidateReq into write and invalidate
|
ahansson
|
June 10th, 2015, 7:59 a.m.
|
|
|
|
[Submitted] mem: Make caches way aware
|
ahansson
|
July 13th, 2015, 4:26 p.m.
|
|
|
|
[Submitted] Ruby: Rename RubyPort::sendTiming to avoid overriding base class
|
ahansson
|
March 2nd, 2012, 5:55 a.m.
|
|
|
|
[Submitted] CPU: Unify initMemProxies across CPUs and simulation modes
|
ahansson
|
March 27th, 2012, 3:55 a.m.
|
|
|
|
[Submitted] Bus: Replace tickNextIdle and inRetry with a state variable
|
ahansson
|
June 8th, 2012, 10:54 a.m.
|
|
|
|
[Submitted] Port: Hide the queue implementation in SimpleTimingPort
|
ahansson
|
July 6th, 2012, 6:31 a.m.
|
|
|
|
[Submitted] Clock: Add a Cycles wrapper class and use where applicable
|
ahansson
|
August 3rd, 2012, 5:56 a.m.
|
|
|
|
[Submitted] mem: Make cache terminology easier to understand
|
ahansson
|
December 9th, 2015, 11:57 p.m.
|
|
|
|
[Submitted] scons: Restructure ccflags and ldflags
|
ahansson
|
September 10th, 2012, 9:51 a.m.
|
|
|
|
[Submitted] mem: Make packet bus-related time accounting relative
|
ahansson
|
February 14th, 2013, 1:52 a.m.
|
|
|
|
[Discarded] config: Use BaseSESystem in multi-processor regressions
|
ahansson
|
June 6th, 2013, 2:32 p.m.
|
|
|
|
[Submitted] alpha: Check interrupts before quiesce
|
ahansson
|
August 5th, 2013, 8:35 a.m.
|
|
|
|
[Submitted] kvm: Only include KVM support for supported kernels
|
ahansson
|
September 30th, 2013, 5:34 p.m.
|
|
|
|
[Submitted] ext: disable PLY debugging
|
ahansson
|
April 23rd, 2014, 12:11 p.m.
|
|
|
|
[Submitted] mem: Add tWR to DRAM activate and precharge constraints
|
ahansson
|
April 23rd, 2014, 12:34 p.m.
|
|
|
|
[Submitted] arm: use condition code registers for ARM ISA
|
ahansson
|
August 13th, 2014, 2:07 p.m.
|
|
|
|
[Submitted] x86: Flag instructions that call suspend as IsQuiesce
|
ahansson
|
August 28th, 2014, 7:31 a.m.
|
|
|
|
[Submitted] arm: Add a model of an ARM PMUv3
|
ahansson
|
September 29th, 2014, 10:38 a.m.
|
|
|
|
[Submitted] scons: Avoid implicit command dependencies
|
ahansson
|
November 30th, 2014, 9:39 a.m.
|
|
|
|
[Submitted] mem: Fix bug relating to writebacks and prefetches
|
ahansson
|
December 12th, 2014, 5:49 p.m.
|
|
|
|
[Submitted] mem: Clarify cache behaviour for pending dirty responses
|
ahansson
|
January 26th, 2015, 6:23 p.m.
|
|
|
|
[Submitted] config: Add soak test for memtest.py
|
ahansson
|
March 6th, 2015, 1:39 p.m.
|
|
|
|
[Submitted] arch, cpu: Do not forward snoops to table walker
|
ahansson
|
March 30th, 2015, 9:17 a.m.
|
|
