|
|
[Submitted] ARM: Implement a CLCD Frame buffer
|
ali
|
November 8th, 2010, 3:30 p.m.
|
|
|
|
[Submitted] ARM: Implement a CLCD Frame buffer
|
ali
|
September 16th, 2010, 12:47 a.m.
|
|
|
|
[Submitted] ARM: Implement all ARM SIMD instructions.
|
ali
|
August 23rd, 2010, 9:29 a.m.
|
|
|
|
[Submitted] ARM: Implement CLREX
|
ali
|
August 13th, 2010, 9:53 a.m.
|
|
|
|
[Submitted] ARM: Implement CLREX init/complete acc methods
|
ali
|
August 13th, 2010, 9:58 a.m.
|
|
|
|
[Submitted] ARM: Implement CPACR register and return Undefined Instruction when FP access is disabled.
|
ali
|
August 23rd, 2010, 9:29 a.m.
|
|
|
|
[Submitted] ARM: Implement DBG instruction that doesn't do much for now.
|
ali
|
August 13th, 2010, 10 a.m.
|
|
|
|
[Submitted] ARM: Implement DSB, DMB, ISB
|
ali
|
August 13th, 2010, 9:55 a.m.
|
|
|
|
[Submitted] ARM: Implement functional virtual to physical address translation
|
ali
|
September 16th, 2010, 12:47 a.m.
|
|
|
|
[Submitted] ARM: Implement L2CTLR num cpus register.
|
ali
|
July 13th, 2011, 8:57 a.m.
|
|
|
|
[Submitted] ARM: Implement majority of instructions and some initial full-system support
|
ali
|
April 29th, 2010, 3:26 p.m.
|
|
|
|
[Submitted] arm: Implement some missing syscalls (SE mode)
|
ahansson
|
May 8th, 2015, 1:11 p.m.
|
|
|
|
[Submitted] ARM: Implement some more misc registers
|
ali
|
August 13th, 2010, 9:40 a.m.
|
|
|
|
arm: Implement store-pair (aarch64) as a single micro-op
|
aperais
|
January 26th, 2016, 9 p.m.
|
|
|
|
[Submitted] ARM: implement the ProcessInfo methods
|
atgutier
|
February 20th, 2012, 5:16 p.m.
|
|
|
|
[Submitted] arm: Inst writing to "cntrlReg" registers not set as control inst
|
npremill
|
September 19th, 2012, 12:33 p.m.
|
|
|
|
[Submitted] arm: invalidate TLB miscreg cache on modification of HSCTLR
|
cdunham
|
June 21st, 2016, 1:41 p.m.
|
|
|
|
[Submitted] arm: ISA X31 destination register fix
|
ahansson
|
August 13th, 2014, 2:07 p.m.
|
|
|
|
[Submitted] ARM: Keep a copy of the fpscr len and stride fields in the decoder.
|
gblack
|
May 28th, 2012, 2:55 a.m.
|
|
|
|
[Submitted] ARM: Keep the warnings to a minimum.
|
ali
|
October 2nd, 2010, 7:12 p.m.
|
|
|
|
[Submitted] ARM: Limited implementation of dprintf.
|
ali
|
August 23rd, 2010, 9:31 a.m.
|
|
|
|
[Submitted] ARM: Make all ARM uops delayed commit.
|
ali
|
October 26th, 2010, 9:54 p.m.
|
|
|
|
[Submitted] ARM: Make GIC handle IPIs and multiple processors.
|
ali
|
April 4th, 2011, 9:51 a.m.
|
|
|
|
[Submitted] ARM: Make ID registers ISA parameters
|
ali
|
October 24th, 2012, 3:05 p.m.
|
|
|
|
[Submitted] arm: Make memory ops work on 64bit/128-bit quantities
|
ahansson
|
August 13th, 2014, 2:08 p.m.
|
|
|
|
[Discarded] ARM: make predicated-false instruction to move data from a old register.
|
ali
|
August 13th, 2010, 10:03 a.m.
|
|
|
|
[Submitted] ARM: Make sure that software prefetch instructions can't change the state of the TLB
|
ali
|
August 13th, 2010, 9:59 a.m.
|
|
|
|
[Submitted] arm: Make sure UndefinedInstructions are properly initialized
|
ahansson
|
April 23rd, 2014, 12:27 p.m.
|
|
|
|
[Submitted] arm: make the bi-mode predictor the default for O3_ARM_v7a_BP
|
atgutier
|
February 21st, 2014, 10:14 p.m.
|
|
|
|
[Discarded] arm: make the bi-mode predictor the default for O3_ARM_v7a_BP
|
atgutier
|
February 21st, 2014, 10:11 p.m.
|
|
|
|
[Submitted] arm: make the PseudoLRU tags the default for the O3_ARM_v7aL2
|
atgutier
|
February 21st, 2014, 10:18 p.m.
|
|
|
|
[Submitted] ARM: Make the TLB a little bit faster by moving most recently used items to front of list
|
ali
|
September 16th, 2010, 1:08 a.m.
|
|
|
|
[Submitted] ARM: Make VMSR, RFE PC/LR etc non speculative, and serializing
|
ali
|
August 23rd, 2010, 9:31 a.m.
|
|
|
|
arm: mark IT instructions as nops
|
mhayenga
|
March 29th, 2013, 7:41 p.m.
|
|
|
|
[Submitted] ARM: mark msr/mrs instructions as SerializeBefore/After
|
ali
|
August 13th, 2010, 9:51 a.m.
|
|
|
|
[Submitted] ARM: Mark some variables uncacheable until boot all CPUs are enabled.
|
ali
|
August 9th, 2011, 12:36 p.m.
|
|
|
|
[Submitted] ARM: Mark store conditionals as such.
|
ali
|
February 11th, 2011, 4:42 p.m.
|
|
|
|
[Submitted] arm: Mark v7 cbz instructions as direct branches
|
ahansson
|
August 13th, 2014, 2:07 p.m.
|
|
|
|
[Submitted] arm: Merge ISA files with pseudo instructions
|
ahansson
|
December 12th, 2014, 5:45 p.m.
|
|
|
|
[Submitted] arm: Panics in miscreg read functions can be tripped by O3 model
|
ahansson
|
April 23rd, 2014, 12:19 p.m.
|
|
|
|
[Submitted] ARM: Predict target of more instructions that modify PC.
|
ali
|
August 29th, 2012, 11:35 a.m.
|
|
|
|
[Submitted] arm: quick hack to allow a greater number of CPUs to a guest OS
|
ahansson
|
April 23rd, 2014, 12:16 p.m.
|
|
|
|
[Submitted] arm: Raise an alignment fault if a PC has illegal alignment
|
ahansson
|
December 12th, 2014, 5:45 p.m.
|
|
|
|
[Submitted] arm: Refactor aarch64 table walk logic to remove redundancy
|
cdunham
|
June 21st, 2016, 1:41 p.m.
|
|
|
|
[Submitted] arm: refactor page table walking
|
cdunham
|
June 21st, 2016, 1:41 p.m.
|
|
|
|
[Submitted] arm: Refactor the TLB test interface
|
andysan
|
March 8th, 2016, 2:04 p.m.
|
|
|
|
[Submitted] arm: Relax ordering for some uncacheable accesses
|
ahansson
|
March 30th, 2015, 9:17 a.m.
|
|
|
|
[Submitted] arm: remote GDB: rationalize structure of register offsets
|
shingarov
|
November 13th, 2015, 5:21 p.m.
|
|
|
|
[Discarded] arm: Remote GDB: register xfer for AArch32
|
shingarov
|
November 10th, 2015, 10:25 a.m.
|
|
|
|
[Submitted] ARM: Remove ALPHA KSeg functions
|
ali
|
August 23rd, 2010, 9:31 a.m.
|
|
