|
|
[Submitted] base: Create a central header listing all signals used within gem5
|
ali
|
November 2nd, 2012, 10:09 a.m.
|
|
|
|
[Submitted] mem: Remove the IIC replacement policy
|
ali
|
November 2nd, 2012, 10:10 a.m.
|
|
|
|
[Submitted] sim, arch: Add support for invalidating TLBs when draining
|
ali
|
November 2nd, 2012, 10:11 a.m.
|
|
|
|
[Discarded] mem: Interface to allow HW-virtualized CPUs discover physical memory
|
ali
|
November 2nd, 2012, 10:12 a.m.
|
|
|
|
[Discarded] CPU: Make (post|clear)Interrupt and clearInterrupts virtual
|
ali
|
November 2nd, 2012, 10:13 a.m.
|
|
|
|
[Submitted] mem: Fix DRAM draining to ensure write queue is empty
|
ahansson
|
November 7th, 2012, 12:25 a.m.
|
|
|
|
[Submitted] ARM: Set "movret_uop" as Conditional or Unconditional control
|
npremill
|
November 7th, 2012, 9:27 a.m.
|
|
|
|
[Submitted] sim: have a curTick per eventq
|
nilay
|
November 14th, 2012, 2:15 p.m.
|
|
|
|
[Submitted] mem: Make LL/SC locks fine grained
|
mhayenga
|
November 20th, 2012, 3:36 p.m.
|
|
|
|
[Discarded] ruby: Add fine grained LL/SC to ruby
|
mhayenga
|
November 20th, 2012, 7:50 p.m.
|
|
|
|
[Submitted] mem: Fix remaining use after free issue in simple_mem
|
mhayenga
|
November 21st, 2012, 5:43 p.m.
|
|
|
|
Ruby: Add Flushing Support to MOESI CMP directory Protocol
|
musleh
|
December 2nd, 2012, 5:32 p.m.
|
|
|
|
[Submitted] ruby: move files from ruby/system to ruby/structures
|
nilay
|
December 3rd, 2012, 1:49 p.m.
|
|
|
|
[Discarded] network: DSENT power model
|
owenhsin
|
December 4th, 2012, 11:27 p.m.
|
|
|
|
[Submitted] tests: Create base classes to encapsulate common test configurations
|
ali
|
December 6th, 2012, 11:44 a.m.
|
|
|
|
[Submitted] cpu: rename the misleading inSyscall to noSquashFromTC
|
ali
|
December 6th, 2012, 11:45 a.m.
|
|
|
|
[Submitted] o3: FIx issue with LLSC ordering and speculation
|
ali
|
December 6th, 2012, 11:45 a.m.
|
|
|
|
[Submitted] scons: Remove stale compiler options
|
ali
|
December 6th, 2012, 11:50 a.m.
|
|
|
|
[Submitted] scons: Enforce gcc >= 4.4 or clang >= 2.9 and c++0x support
|
ali
|
December 6th, 2012, 11:51 a.m.
|
|
|
|
[Submitted] arch: Move the ISA object to a separate section
|
ali
|
December 6th, 2012, 11:53 a.m.
|
|
|
|
[Submitted] cpu: Initialize the O3 pipeline from startup()
|
ali
|
December 6th, 2012, 11:56 a.m.
|
|
|
|
[Submitted] cpu: Unify SimpleCPU and O3 CPU serialization code
|
ali
|
December 6th, 2012, 11:58 a.m.
|
|
|
|
[Submitted] cpu: Correctly call parent on switchOut() and takeOverFrom()
|
ali
|
December 6th, 2012, 11:59 a.m.
|
|
|
|
[Submitted] tests: Add support for skipping tests, skip EIO tests if not enabled
|
ali
|
December 6th, 2012, 12:01 p.m.
|
|
|
|
[Submitted] cpu: Rename defer_registration->switched_out
|
ali
|
December 6th, 2012, 12:03 p.m.
|
|
|
|
[Submitted] cpu: Fix broken squashAfter implementation in O3 CPU
|
ali
|
December 6th, 2012, 12:05 p.m.
|
|
|
|
[Submitted] cpu: Fix broken thread context handover
|
ali
|
December 6th, 2012, 12:13 p.m.
|
|
|
|
[Submitted] cpu: Make sure that a drained timing CPU isn't executing ucode
|
ali
|
December 6th, 2012, 12:16 p.m.
|
|
|
|
[Submitted] cpu: Make sure that a drained atomic CPU isn't executing ucode
|
ali
|
December 6th, 2012, 12:21 p.m.
|
|
|
|
[Submitted] cpu: Rewrite O3 draining to avoid stopping in microcode
|
ali
|
December 6th, 2012, 12:23 p.m.
|
|
|
|
[Submitted] tests: Add CPU switching tests
|
ali
|
December 6th, 2012, 12:30 p.m.
|
|
|
|
[Submitted] cpu: Unify the serialization code for all of the CPU models
|
ali
|
December 6th, 2012, 12:33 p.m.
|
|
|
|
[Submitted] scons: Add support for google protobuf building
|
ahansson
|
December 6th, 2012, 7:50 p.m.
|
|
|
|
[Submitted] base: Add wrapped protobuf output streams
|
ahansson
|
December 6th, 2012, 7:51 p.m.
|
|
|
|
[Submitted] mem: Add tracing support in the communication monitor
|
ahansson
|
December 6th, 2012, 7:52 p.m.
|
|
|
|
[Submitted] base: Add wrapped protobuf input stream
|
ahansson
|
December 6th, 2012, 7:53 p.m.
|
|
|
|
[Submitted] cpu: Encapsulate traffic generator input in a stream
|
ahansson
|
December 6th, 2012, 7:54 p.m.
|
|
|
|
[Submitted] cpu: Add support for protobuf input for the trace generator
|
ahansson
|
December 6th, 2012, 7:58 p.m.
|
|
|
|
[Submitted] cpu: Share the send functionality between traffic generators
|
ahansson
|
December 6th, 2012, 7:59 p.m.
|
|
|
|
[Submitted] mem: Remove the joining of neighbouring ranges
|
ahansson
|
December 6th, 2012, 8:01 p.m.
|
|
|
|
[Submitted] mem: Skip address mapper range checks to allow more flexibility
|
ahansson
|
December 6th, 2012, 8:02 p.m.
|
|
|
|
[Submitted] config: Traverse lists when visiting children in all proxy
|
ahansson
|
December 6th, 2012, 8:08 p.m.
|
|
|
|
[Submitted] mem: Add interleaving bits to the address ranges
|
ahansson
|
December 6th, 2012, 8:09 p.m.
|
|
|
|
[Submitted] base: Add support for merging of interleaved address ranges
|
ahansson
|
December 6th, 2012, 8:14 p.m.
|
|
|
|
[Submitted] mem: Merge ranges that are part of the conf table
|
ahansson
|
December 6th, 2012, 8:16 p.m.
|
|
|
|
[Submitted] dev: Make the ethernet devices use a non-zero clock
|
ahansson
|
December 6th, 2012, 8:18 p.m.
|
|
|
|
[Submitted] sim: Fatal if a clocked object is set to have a clock of 0
|
ahansson
|
December 6th, 2012, 8:26 p.m.
|
|
|
|
[Submitted] mem: Add tTAW and tFAW to the SimpleDRAM model
|
ahansson
|
December 6th, 2012, 8:28 p.m.
|
|
|
|
[Submitted] mem: Add DDR3 and LPDDR2 DRAM controller configurations
|
ahansson
|
December 6th, 2012, 8:31 p.m.
|
|
|
|
[Submitted] config: Do not use hardcoded physmem in fs script
|
ahansson
|
December 6th, 2012, 8:36 p.m.
|
|
