|
|
[Discarded] config: Add --sst configuration option
|
cdunham
|
February 20th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] sim: Reuse the same limit_event in simulate()
|
cdunham
|
February 20th, 2015, 6:46 p.m.
|
|
|
|
[Submitted] config: Add ability to exit simulation after initialization
|
cdunham
|
February 20th, 2015, 6:46 p.m.
|
|
|
|
[Submitted] config: Support full-system with SST's memory system
|
cdunham
|
February 20th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] ext: Add SST connector
|
cdunham
|
February 20th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] sim, arm: add checkpoint upgrader for d02b45a5
|
cdunham
|
May 27th, 2015, 10:18 p.m.
|
|
|
|
[Submitted] scons: remove dead leading underscore check
|
cdunham
|
June 8th, 2015, 11:35 p.m.
|
|
|
|
[Submitted] multi-gem5: add support for multi gem5 runs
|
cdunham
|
May 15th, 2015, 10:18 p.m.
|
|
|
|
[Submitted] multi-gem5: Add checkpoint support for multi gem5 runs
|
cdunham
|
June 1st, 2015, 8:05 p.m.
|
|
|
|
[Submitted] sim: make warning for absent optional parameters optional
|
cdunham
|
June 30th, 2015, 12:35 a.m.
|
|
|
|
[Submitted] sim: support checkpointing std::set<std::string>'s
|
cdunham
|
June 30th, 2015, 12:35 a.m.
|
|
|
|
[Submitted] sim: tag-based checkpoint versioning
|
cdunham
|
June 30th, 2015, 12:35 a.m.
|
|
|
|
[Submitted] mem: Add initial HBM configurations
|
cdunham
|
August 12th, 2015, 5:38 p.m.
|
|
|
|
[Submitted] cpu: Change thread assignents for heterogenous SMT
|
cdunham
|
July 30th, 2015, 6:46 p.m.
|
|
|
|
[Submitted] config,cpu: Add SMT support to Atomic and Timing CPUs
|
cdunham
|
July 30th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] cpu: Add per-thread monitors
|
cdunham
|
July 30th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] arm: tweak MPIDR setting when using SMT
|
cdunham
|
July 30th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] isa,cpu: Add support for FS SMT Interrupts
|
cdunham
|
July 30th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] cpu,isa,mem: Adds per-thread wakeup logic
|
cdunham
|
July 30th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] arm: Change TLB software caching
|
cdunham
|
July 30th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] base: remove Trace::enabled flag
|
cdunham
|
August 31st, 2015, 6:35 p.m.
|
|
|
|
[Submitted] sim: Add ability to break at specific kernel function
|
cdunham
|
September 30th, 2015, 9:42 p.m.
|
|
|
|
[Submitted] sim: Add relative break scheduling
|
cdunham
|
September 30th, 2015, 9:42 p.m.
|
|
|
|
[Submitted] isa: Add parameter to pick different decoder inside ISA
|
cdunham
|
August 12th, 2015, 5:38 p.m.
|
|
|
|
[Discarded] multi-gem5: Simplify checkpoint support
|
cdunham
|
September 21st, 2015, 6:59 p.m.
|
|
|
|
[Discarded] multi-gem5: Fix packet ordering
|
cdunham
|
September 21st, 2015, 6:59 p.m.
|
|
|
|
[Discarded] multi-gem5: Fix draining and serialization
|
cdunham
|
September 21st, 2015, 6:59 p.m.
|
|
|
|
[Discarded] multi-gem5: Add support for config scripts to run parallel gem5 simulations
|
cdunham
|
September 21st, 2015, 6:59 p.m.
|
|
|
|
[Discarded] multi-gem5: Add an optional key parameter for the initparam pseudo instruction.
|
cdunham
|
September 21st, 2015, 6:59 p.m.
|
|
|
|
[Submitted] cpu: Enforce 1 interrupt controller per thread
|
cdunham
|
October 5th, 2015, 6:52 p.m.
|
|
|
|
[Submitted] config: Enable elastic trace capture and replay in se/fs
|
cdunham
|
August 11th, 2015, 9:05 p.m.
|
|
|
|
[Submitted] cpu: Create record type enum for elastic traces
|
cdunham
|
September 3rd, 2015, 4:17 p.m.
|
|
|
|
[Submitted] cpu: Support virtual addr in elastic traces
|
cdunham
|
September 3rd, 2015, 4:17 p.m.
|
|
|
|
[Submitted] cpu: Add TraceCPU to playback elastic traces
|
cdunham
|
August 11th, 2015, 9:05 p.m.
|
|
|
|
[Submitted] proto, probe: Add elastic trace probe to o3 cpu
|
cdunham
|
August 11th, 2015, 9:05 p.m.
|
|
|
|
[Submitted] mem: Add instruction sequence number to request
|
cdunham
|
August 11th, 2015, 9:05 p.m.
|
|
|
|
[Submitted] util: Add decode and encode scripts for elastic traces
|
cdunham
|
August 11th, 2015, 9:05 p.m.
|
|
|
|
[Submitted] probe: Add probe in Fetch, IEW, Rename and Commit
|
cdunham
|
August 11th, 2015, 9:05 p.m.
|
|
|
|
[Submitted] pseudo inst,util: Add an optional key parameter for the initparam pseudo instruction
|
cdunham
|
November 19th, 2015, 5:44 p.m.
|
|
|
|
[Submitted] dist: Config file and parameter changes for distributed gem5 simulations
|
cdunham
|
November 19th, 2015, 5:44 p.m.
|
|
|
|
[Submitted] dist: Distributed Ethernet link support for distributed gem5 simulations
|
cdunham
|
November 19th, 2015, 5:44 p.m.
|
|
|
|
[Submitted] sim: always generate sim/tags.cc
|
cdunham
|
January 29th, 2016, 11:57 p.m.
|
|
|
|
[Submitted] base: support gzip-compressed object files
|
cdunham
|
September 21st, 2015, 11:42 p.m.
|
|
|
|
[Submitted] cpu: Fix LLSC atomic CPU wakeup
|
cdunham
|
February 9th, 2016, 9:29 p.m.
|
|
|
|
[Submitted] arm: Squash after returning from exceptions in v7
|
cdunham
|
February 10th, 2016, 12:04 a.m.
|
|
|
|
[Submitted] mem, cpu: Add assertions to snoop invalidation logic
|
cdunham
|
February 11th, 2016, 12:31 a.m.
|
|
|
|
[Submitted] util: update Java JNI interface to m5ops
|
cdunham
|
February 13th, 2016, 12:33 a.m.
|
|
|
|
[Submitted] cpu: Query CPU for inst executed from Python
|
cdunham
|
March 4th, 2016, 11:03 p.m.
|
|
|
|
[Submitted] sim: Fix clock_domain unserialization
|
cdunham
|
February 25th, 2016, 11:56 p.m.
|
|
|
|
[Submitted] misc: Add secondary dot output for DVFS domains
|
cdunham
|
February 25th, 2016, 11:56 p.m.
|
|