|
|
[Submitted] ARM: Add system for ARM/Linux and bootstrapping
|
ali
|
August 13th, 2010, 9:40 a.m.
|
|
|
|
[Discarded] ARM: make predicated-false instruction to move data from a old register.
|
ali
|
August 13th, 2010, 10:03 a.m.
|
|
|
|
[Submitted] ARM: Seperate the queues of L1 and L2 walker states.
|
ali
|
August 23rd, 2010, 9:32 a.m.
|
|
|
|
[Submitted] config: Change parsing of Addr so hex values work from scripts
|
ali
|
June 12th, 2014, 10:47 p.m.
|
|
|
|
[Submitted] Fix corner cases where multiple squash/fetch redirects occur that
|
ali
|
December 6th, 2010, 3:55 p.m.
|
|
|
|
[Submitted] ARM: Implement L2CTLR num cpus register.
|
ali
|
July 13th, 2011, 8:57 a.m.
|
|
|
|
[Submitted] gem5ops: Implement Java JNI for gem5Ops
|
ali
|
August 19th, 2011, 3:19 p.m.
|
|
|
|
[Submitted] O3: Remove some asserts that no longer seem to be valid.
|
ali
|
December 16th, 2011, 1:30 p.m.
|
|
|
|
[Submitted] stats: Provide a mechanism to get a callback when stats are dumped.
|
ali
|
February 13th, 2012, 3:41 p.m.
|
|
|
|
[Submitted] cpu: Fix broken thread context handover
|
ali
|
December 6th, 2012, 12:13 p.m.
|
|
|
|
[Submitted] tests: Add support for testing KVM-based CPUs
|
ali
|
March 8th, 2013, 6:17 a.m.
|
|
|
|
[Submitted] O3: Handle loads when the destination is the PC.
|
ali
|
August 13th, 2010, 9:51 a.m.
|
|
|
|
[Submitted] ARM: Implement functional virtual to physical address translation
|
ali
|
September 16th, 2010, 12:47 a.m.
|
|
|
|
[Submitted] O3: Support SWAP and predicated loads/store in ARM.
|
ali
|
November 19th, 2010, 4:04 p.m.
|
|
|
|
[Submitted] ARM: Further break up condition code into NZ, C, V bits.
|
ali
|
May 4th, 2011, 6:43 p.m.
|
|
|
|
[Submitted] ARM: Add RTC device for ARM platforms.
|
ali
|
February 22nd, 2012, 12:03 p.m.
|
|
|
|
[Submitted] Cache: Panic if you attempt to create a checkpoint with a cache in the system
|
ali
|
May 2nd, 2012, 1:07 p.m.
|
|
|
|
[Submitted] sim: Update the SimObject documentation
|
ali
|
August 16th, 2012, 1:27 p.m.
|
|
|
|
[Submitted] mips: Remove unused Python file
|
ali
|
October 24th, 2012, 2:23 p.m.
|
|
|
|
[Submitted] ARM: Finish the timing translation when taking a fault.
|
ali
|
August 13th, 2010, 9:39 a.m.
|
|
|
|
[Submitted] ARM: Don't write tracedata in completeAcc as we might hav freed it already
|
ali
|
August 13th, 2010, 9:58 a.m.
|
|
|
|
[Submitted] ARM: Use less micro-ops for register update loads if possible.
|
ali
|
August 23rd, 2010, 9:30 a.m.
|
|
|
|
[Submitted] Mem: Finish half-baked support for mmaping file in physmem.
|
ali
|
October 2nd, 2010, 7:12 p.m.
|
|
|
|
[Submitted] imported patch ext/simd_opclasses.patch
|
ali
|
November 8th, 2010, 3:32 p.m.
|
|
|
|
[Submitted] ARM: Delete OABI syscall handling.
|
ali
|
February 11th, 2011, 4:37 p.m.
|
|
|
|
[Discarded] Main: Create long talked about output-conference-paper option.
|
ali
|
February 26th, 2011, 2:15 p.m.
|
|
|
|
[Submitted] ARM: Fix checkpoint restoration into O3 CPU and the way O3 switchCpu works.
|
ali
|
March 30th, 2011, 2:52 p.m.
|
|
|
|
[Submitted] cpu: add support for outputing a protobuf formatted CPU trace
|
ali
|
December 10th, 2014, 5:57 p.m.
|
|
|
|
[Submitted] LSQ: Only trigger a memory violation with a load/load if the value changes.
|
ali
|
August 9th, 2011, 12:35 p.m.
|
|
|
|
[Submitted] scons: Make compiler version error more verbose and easier to debug.
|
ali
|
June 7th, 2012, 10:46 a.m.
|
|
|
|
[Submitted] cpu: Initialize the O3 pipeline from startup()
|
ali
|
December 6th, 2012, 11:56 a.m.
|
|
|
|
[Submitted] simobject: Fix handling of parents for simobject vectors
|
ali
|
October 17th, 2013, 4:58 p.m.
|
|
|
|
[Submitted] ARM: Add some registers for big loads/stores to support neon.
|
ali
|
August 13th, 2010, 9:49 a.m.
|
|
|
|
[Submitted] Debug: Add a function to cause the simulator to create a checkpoint from GDB.
|
ali
|
May 2nd, 2011, 3:22 p.m.
|
|
|
|
[Submitted] Device: Make changes necessary to support a coherent page walker cache.
|
ali
|
November 3rd, 2011, 1:24 p.m.
|
|
|
|
[Submitted] mem: Change DPRINTF prints more useful destination port number.
|
ali
|
December 16th, 2011, 1:32 p.m.
|
|
|
|
[Submitted] sim: Provide a framework for detecting out of data checkpoints and migrating them.
|
ali
|
May 30th, 2012, 9:34 a.m.
|
|
|
|
[Submitted] ISA: generic Linux thread info support
|
ali
|
October 24th, 2012, 2:19 p.m.
|
|
|
|
[Submitted] mem: Remove the IIC replacement policy
|
ali
|
November 2nd, 2012, 10:10 a.m.
|
|
|
|
[Submitted] config: Move CPU handover logic to m5.switchCpus()
|
ali
|
January 7th, 2013, 11:24 a.m.
|
|
|
|
[Submitted] ARM: Get SCTLR TE bit from reset SCTLR
|
ali
|
August 13th, 2010, 9:54 a.m.
|
|
|
|
[Submitted] ARM: Implement CPACR register and return Undefined Instruction when FP access is disabled.
|
ali
|
August 23rd, 2010, 9:29 a.m.
|
|
|
|
[Submitted] ARM: Cache the misc regs at the TLB to limit readMiscReg() calls.
|
ali
|
November 8th, 2010, 3:28 p.m.
|
|
|
|
[Submitted] O3: Fixes fetch deadlock when the interrupt clears before CPU handles it.
|
ali
|
December 6th, 2010, 3:34 p.m.
|
|
|
|
[Discarded] Added simple sparese memory implementation.
|
ali
|
February 11th, 2011, 4:32 p.m.
|
|
|
|
[Submitted] Mem: Fix issue with dirty block being losted when entire block transfered to non-cache.
|
ali
|
February 25th, 2011, 8:57 p.m.
|
|
|
|
[Submitted] CPU: Remove references to memory copy operations
|
ali
|
March 30th, 2011, 8:52 a.m.
|
|
|
|
[Submitted] mem: fix cache stats to use request ids correctly
|
ali
|
February 4th, 2012, 12:24 p.m.
|
|
|
|
[Submitted] arm: Use a static_assert to test that miscRegName[] is complete
|
ali
|
September 7th, 2012, 12:24 p.m.
|
|
|
|
[Submitted] sim: Reuse the code to change memory mode.
|
ali
|
October 24th, 2012, 2:33 p.m.
|
|
