|
|
[Submitted] Mem: Finish half-baked support for mmaping file in physmem.
|
ali
|
October 2nd, 2010, 7:12 p.m.
|
|
|
|
[Submitted] O3: Make all instructions that write a misc register not perform the write until commit.
|
ali
|
November 8th, 2010, 3:39 p.m.
|
|
|
|
[Submitted] O3: Don't try to scoreboard misc registers.
|
ali
|
December 6th, 2010, 3:58 p.m.
|
|
|
|
[Submitted] ARM: Do something for ISB, DSB, DMB
|
ali
|
February 11th, 2011, 4:40 p.m.
|
|
|
|
[Submitted] ARM: Fix checkpoint restoration into O3 CPU and the way O3 switchCpu works.
|
ali
|
March 30th, 2011, 2:52 p.m.
|
|
|
|
[Submitted] cpu: add support for outputing a protobuf formatted CPU trace
|
ali
|
December 10th, 2014, 5:57 p.m.
|
|
|
|
[Submitted] O3: Fix offset calculation into storeQueue buffer for store->load forwarding
|
ali
|
May 16th, 2011, 2:35 p.m.
|
|
|
|
[Submitted] LSQ: Only trigger a memory violation with a load/load if the value changes.
|
ali
|
August 9th, 2011, 12:35 p.m.
|
|
|
|
[Submitted] scons: Make compiler version error more verbose and easier to debug.
|
ali
|
June 7th, 2012, 10:46 a.m.
|
|
|
|
[Submitted] cpu: Unify SimpleCPU and O3 CPU serialization code
|
ali
|
December 6th, 2012, 11:58 a.m.
|
|
|
|
[Submitted] cpu: Construct ROB with cpu params struct instead of each variable
|
ali
|
October 17th, 2013, 4:58 p.m.
|
|
|
|
[Submitted] ARM: Add some registers for big loads/stores to support neon.
|
ali
|
August 13th, 2010, 9:49 a.m.
|
|
|
|
[Submitted] SimpleCPU: Fix a case where a DTLB fault redirects fetch and an I-side walk occurs.
|
ali
|
January 18th, 2011, 2:33 p.m.
|
|
|
|
[Submitted] CheckerCPU: Re-factor CheckerCPU to be compatible current state of gem5
|
ali
|
November 3rd, 2011, 1:27 p.m.
|
|
|
|
[Submitted] cache: Allow main memory to be at disjoint address ranges.
|
ali
|
March 6th, 2012, 4:54 p.m.
|
|
|
|
[Submitted] sim: Provide a framework for detecting out of data checkpoints and migrating them.
|
ali
|
May 30th, 2012, 9:34 a.m.
|
|
|
|
[Submitted] sim: add validation to make sure there is memory where we're loading the kernel
|
ali
|
August 16th, 2012, 1:26 p.m.
|
|
|
|
[Submitted] base: Fix a few incorrectly handled print format cases
|
ali
|
October 24th, 2012, 2:20 p.m.
|
|
|
|
[Submitted] sim, arch: Add support for invalidating TLBs when draining
|
ali
|
November 2nd, 2012, 10:11 a.m.
|
|
|
|
[Submitted] config: Remove O3 dependencies
|
ali
|
January 7th, 2013, 11:25 a.m.
|
|
|
|
[Submitted] kvm: Avoid synchronizing the TC on every KVM exit
|
ali
|
March 8th, 2013, 6:14 a.m.
|
|
|
|
[Submitted] ARM: Get SCTLR TE bit from reset SCTLR
|
ali
|
August 13th, 2010, 9:54 a.m.
|
|
|
|
[Submitted] ARM: Implement CPACR register and return Undefined Instruction when FP access is disabled.
|
ali
|
August 23rd, 2010, 9:29 a.m.
|
|
|
|
[Submitted] ARM: Add support for a dumb IDE controller
|
ali
|
November 8th, 2010, 3:29 p.m.
|
|
|
|
[Submitted] O3: Fix some variable length instruction issues with the O3 CPU and ARM ISA.
|
ali
|
December 6th, 2010, 3:47 p.m.
|
|
|
|
[Discarded] Config: Configure m5 caches via the command line.
|
ali
|
February 11th, 2011, 4:34 p.m.
|
|
|
|
[Submitted] ARM: Detect and skip udelay() functions in linux kernel.
|
ali
|
February 25th, 2011, 8:59 p.m.
|
|
|
|
[Submitted] ARM: Fix subtle bug in LDM.
|
ali
|
March 11th, 2011, 3:21 p.m.
|
|
|
|
[Submitted] CPU: Remove references to memory copy operations
|
ali
|
March 30th, 2011, 8:52 a.m.
|
|
|
|
[Submitted] arm: Use a static_assert to test that miscRegName[] is complete
|
ali
|
September 7th, 2012, 12:24 p.m.
|
|
|
|
[Submitted] ISA: generic Linux thread info support
|
ali
|
October 24th, 2012, 2:19 p.m.
|
|
|
|
[Submitted] tests: Create base classes to encapsulate common test configurations
|
ali
|
December 6th, 2012, 11:44 a.m.
|
|
|
|
[Submitted] cpu: Fix a livelock in the o3 cpu.
|
ali
|
January 22nd, 2013, 1:45 p.m.
|
|
|
|
[Submitted] cpu: generate SimPoint basic block vector profiles
|
ali
|
February 13th, 2013, 8:47 a.m.
|
|
|
|
[Submitted] cpu: Fix O3 issuse with load+barrier instructions.
|
ali
|
October 17th, 2013, 4:56 p.m.
|
|
|
|
[Submitted] cpu: Add support for instructions that zero cache lines.
|
ali
|
November 30th, 2013, 11:51 p.m.
|
|
|
|
[Submitted] ARM: Add configuration for Linux/Full System
|
ali
|
August 13th, 2010, 9:41 a.m.
|
|
|
|
[Submitted] ARM: DPRINTFs prints disassembly for uops
|
ali
|
August 13th, 2010, 10:04 a.m.
|
|
|
|
[Submitted] ARM: Support unaligned memory access. Without this flag set,
|
ali
|
August 23rd, 2010, 9:32 a.m.
|
|
|
|
[Submitted] cpu: Add a fetch queue to the o3 cpu.
|
ali
|
June 12th, 2014, 10:49 p.m.
|
|
|
|
[Submitted] O3: Enhance data address translation by supporting hardware page table walkers.
|
ali
|
January 12th, 2011, 9:10 a.m.
|
|
|
|
[Submitted] ARM: Add IsSerializeAfter and IsNonSpeculative flag to the syscall instruction .
|
ali
|
November 3rd, 2011, 1:24 p.m.
|
|
|
|
[Submitted] O3: Add support of function tracing with O3 CPU.
|
ali
|
December 16th, 2011, 1:31 p.m.
|
|
|
|
[Discarded] IGbE: Add additional features required by igb kernel driver in 2.6.28+.
|
ali
|
February 13th, 2012, 3:41 p.m.
|
|
|
|
[Submitted] cpu: Rewrite O3 draining to avoid stopping in microcode
|
ali
|
December 6th, 2012, 12:23 p.m.
|
|
|
|
[Submitted] sim: separate nextCycle() and nearestClockEdge() in clockedObjects
|
ali
|
March 26th, 2013, 1:51 p.m.
|
|
|
|
[Submitted] ARM: mark msr/mrs instructions as SerializeBefore/After
|
ali
|
August 13th, 2010, 9:51 a.m.
|
|
|
|
[Submitted] ARM: Implement a CLCD Frame buffer
|
ali
|
September 16th, 2010, 12:47 a.m.
|
|
|
|
[Submitted] ARM: Generate condition code setting code based on which codes are set.
|
ali
|
May 4th, 2011, 6:45 p.m.
|
|
|
|
[Submitted] ARM: Add RTC device for ARM platforms.
|
ali
|
February 22nd, 2012, 12:03 p.m.
|
|
