|
|
[Submitted] sim: Add ability to break at specific kernel function
|
cdunham
|
September 30th, 2015, 9:42 p.m.
|
|
|
|
[Submitted] mem, cpu: Add assertions to snoop invalidation logic
|
cdunham
|
February 11th, 2016, 12:31 a.m.
|
|
|
|
[Submitted] sim: Adding support for power models
|
cdunham
|
March 5th, 2016, 12:21 a.m.
|
|
|
|
[Discarded] arm, config: Fixups for the example big.LITTLE(tm) configuration
|
cdunham
|
August 16th, 2016, 1:56 p.m.
|
|
|
|
[Submitted] arm, kvm: implement MuxingKvmGic
|
cdunham
|
January 17th, 2017, 10:04 p.m.
|
|
|
|
[Submitted] cpu: Implement per-thread GHRs
|
cdunham
|
February 23rd, 2016, 8:58 p.m.
|
|
|
|
[Submitted] mem: add DRAM powerdown current
|
cdunham
|
August 4th, 2016, 4:35 p.m.
|
|
|
|
[Submitted] tests: check for gem5 binary before tests
|
cdunham
|
December 15th, 2016, 4:51 p.m.
|
|
|
|
[Submitted] cpu: Query CPU for inst executed from Python
|
cdunham
|
March 4th, 2016, 11:03 p.m.
|
|
|
|
[Submitted] arm: tweak MPIDR setting when using SMT
|
cdunham
|
July 30th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] isa: Add parameter to pick different decoder inside ISA
|
cdunham
|
August 12th, 2015, 5:38 p.m.
|
|
|
|
[Submitted] mem: add DRAM powerdown timing
|
cdunham
|
August 4th, 2016, 4:35 p.m.
|
|
|
|
[Submitted] multi-gem5: add support for multi gem5 runs
|
cdunham
|
May 15th, 2015, 10:18 p.m.
|
|
|
|
[Discarded] multi-gem5: Add an optional key parameter for the initparam pseudo instruction.
|
cdunham
|
September 21st, 2015, 6:59 p.m.
|
|
|
|
[Submitted] arm: Squash after returning from exceptions in v7
|
cdunham
|
February 10th, 2016, 12:04 a.m.
|
|
|
|
[Submitted] misc: Add secondary dot output for DVFS domains
|
cdunham
|
February 25th, 2016, 11:56 p.m.
|
|
|
|
[Submitted] sim: Reuse the same limit_event in simulate()
|
cdunham
|
February 20th, 2015, 6:46 p.m.
|
|
|
|
[Submitted] proto, probe: Add elastic trace probe to o3 cpu
|
cdunham
|
August 11th, 2015, 9:05 p.m.
|
|
|
|
[Submitted] sim: Add relative break scheduling
|
cdunham
|
September 30th, 2015, 9:42 p.m.
|
|
|
|
[Submitted] arm, kvm: Automatically use the MuxingKvmGic
|
cdunham
|
January 17th, 2017, 10:04 p.m.
|
|
|
|
[Submitted] arm: invalidate TLB miscreg cache on modification of HSCTLR
|
cdunham
|
June 21st, 2016, 1:41 p.m.
|
|
|
|
[Submitted] arm: change instruction classes to catch hyp traps
|
cdunham
|
June 21st, 2016, 1:41 p.m.
|
|
|
|
[Submitted] isa,cpu: Add support for FS SMT Interrupts
|
cdunham
|
July 30th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] arm: Add check to fault routing for hypervisor/virtualization
|
cdunham
|
June 21st, 2016, 1:41 p.m.
|
|
|
|
[Submitted] cpu: Add SMT support to MinorCPU
|
cdunham
|
February 23rd, 2016, 8:58 p.m.
|
|
|
|
[Submitted] mem: update DDR3 die revision
|
cdunham
|
August 4th, 2016, 4:35 p.m.
|
|
|
|
[Discarded] multi-gem5: Add support for config scripts to run parallel gem5 simulations
|
cdunham
|
September 21st, 2015, 6:59 p.m.
|
|
|
|
[Submitted] config: Add ability to exit simulation after initialization
|
cdunham
|
February 20th, 2015, 6:46 p.m.
|
|
|
|
[Submitted] mem: Add instruction sequence number to request
|
cdunham
|
August 11th, 2015, 9:05 p.m.
|
|
|
|
[Submitted] isa: Modify get/check interrupt routines
|
cdunham
|
July 5th, 2016, 2 p.m.
|
|
|
|
[Submitted] arm, kvm: remove KvmGic
|
cdunham
|
January 17th, 2017, 10:04 p.m.
|
|
|
|
[Submitted] x86: Implementation of Int3 and Int_Ib in long mode
|
chrism
|
June 28th, 2013, 1:25 p.m.
|
|
|
|
[Submitted] x86: bugfix: lret instruction has to increment the stack pointer
|
chrism
|
April 17th, 2013, 4:37 a.m.
|
|
|
|
[Discarded] util/m5: use CURDIR instead of PWD
|
cirosantilli
|
February 21st, 2018, 4:56 p.m.
|
|
|
|
[Submitted] misc: fix a compile error due to incompability with SystemC 2.3.1
|
cmenard
|
May 19th, 2016, 9:49 a.m.
|
|
|
|
[Submitted] misc: Clean up and complete the gem5<->SystemC-TLM bridge [5/10]
|
cmenard
|
January 9th, 2017, 12:30 p.m.
|
|
|
|
[Submitted] misc: add a MasterId to the ExternalPort
|
cmenard
|
May 26th, 2016, 11:38 a.m.
|
|
|
|
[Submitted] misc: Clean up and complete the gem5<->SystemC-TLM bridge [3/10]
|
cmenard
|
October 26th, 2016, 4:26 p.m.
|
|
|
|
[Submitted] misc: Clean up and complete the gem5<->SystemC-TLM bridge [7/10]
|
cmenard
|
January 30th, 2017, 4:13 p.m.
|
|
|
|
[Submitted] misc: Clean up and complete the gem5<->SystemC-TLM bridge [6/10]
|
cmenard
|
January 9th, 2017, 12:32 p.m.
|
|
|
|
[Submitted] misc: Clean up and complete the gem5<->SystemC-TLM bridge [8/10]
|
cmenard
|
January 30th, 2017, 4:18 p.m.
|
|
|
|
[Submitted] misc: Clean up and complete the gem5<->SystemC-TLM bridge [9/10]
|
cmenard
|
January 30th, 2017, 4:40 p.m.
|
|
|
|
[Submitted] misc: Fix order of object construction in the CxxConfigManager
|
cmenard
|
January 9th, 2017, 12:48 p.m.
|
|
|
|
[Submitted] misc: Clean up and complete the gem5<->SystemC-TLM bridge [4/10]
|
cmenard
|
November 7th, 2016, 4:43 p.m.
|
|
|
|
[Submitted] misc: Clean up and complete the gem5<->SystemC-TLM bridge [10/10]
|
cmenard
|
January 31st, 2017, 10:57 a.m.
|
|
|
|
[Submitted] misc: Clean up and complete the gem5<->SystemC-TLM bridge [1/10]
|
cmenard
|
June 23rd, 2016, 3:32 p.m.
|
|
|
|
[Submitted] misc: Clean up and complete the gem5<->SystemC-TLM bridge [2/10]
|
cmenard
|
June 23rd, 2016, 3:32 p.m.
|
|
|
|
[Submitted] misc: fix includes in util/systemc
|
cmenard
|
February 5th, 2017, 2:05 p.m.
|
|
|
|
[Submitted] misc: Implement the Base SystemC Module as an sc_channel.
|
cmenard
|
January 9th, 2017, 12:17 p.m.
|
|
|
|
util: checkpoint_aggregator.py didn't work
|
cocoppang
|
September 20th, 2016, 7:13 a.m.
|
|
