|
|
cpu: Physical register structural + flat indexing
|
andysan
|
April 28th, 2016, noon
|
|
|
|
[Submitted] cpu: prevent switched out CPUs from being initialized in the simple and inorder models.
|
atgutier
|
May 28th, 2012, 10:44 a.m.
|
|
|
|
[Submitted] CPU: Print out flatten-out register index as with IntRegs/FloatRegs traceflag
|
ali
|
August 13th, 2010, 9:52 a.m.
|
|
|
|
[Submitted] CPU: Print out traces for faluting instructions when the flag for it (ExecFaulting) is set
|
ali
|
August 23rd, 2010, 9:32 a.m.
|
|
|
|
[Submitted] cpu: Probe points for basic PMU stats
|
ahansson
|
September 29th, 2014, 10:38 a.m.
|
|
|
|
cpu: profileEvent access code is modified to be executed only when FullSystem is on
|
drh5
|
January 14th, 2013, 8:29 a.m.
|
|
|
|
[Submitted] cpu: Prune the stale TraceCPU
|
ahansson
|
April 27th, 2013, 12:17 p.m.
|
|
|
|
[Submitted] cpu: Put all CPU instruction tracers in a single file
|
ali
|
December 10th, 2014, 5:54 p.m.
|
|
|
|
[Submitted] cpu: Query CPU for inst executed from Python
|
cdunham
|
March 4th, 2016, 11:03 p.m.
|
|
|
|
[Submitted] cpu: Re-organize the branch predictor structure
|
dibakargope123
|
March 6th, 2015, 5:43 p.m.
|
|
|
|
[Submitted] cpu: Refactor memory system checks
|
ali
|
January 7th, 2013, 11:25 a.m.
|
|
|
|
[Submitted] cpu: Remove all notion that we know when the cpu is misspeculating.
|
ali
|
December 10th, 2014, 5:55 p.m.
|
|
|
|
[Submitted] cpu: Remove branch predictor function predictInOrder
|
powerjg
|
November 23rd, 2016, 4:10 p.m.
|
|
|
|
[Submitted] cpu: remove conditional check (count > 0) on o3 IQ squashes
|
bpotter
|
February 6th, 2015, 10:02 p.m.
|
|
|
|
[Submitted] cpu: Remove CpuPort and use MasterPort in the CPU classes
|
ahansson
|
March 14th, 2013, 7 a.m.
|
|
|
|
cpu: Remove incorrect branch predictor drain checks
|
andysan
|
February 7th, 2013, 3:27 a.m.
|
|
|
|
[Submitted] cpu: remove legion tracer
|
ali
|
December 10th, 2014, 5:54 p.m.
|
|
|
|
[Submitted] cpu: remove local/globalHistoryBits params from branch pred
|
atgutier
|
April 17th, 2013, 12:50 p.m.
|
|
|
|
[Discarded] cpu: remove O3's fetch address validity check
|
cdunham
|
October 12th, 2015, 4:13 p.m.
|
|
|
|
[Submitted] CPU: Remove overloaded function_trace_start parameter
|
ahansson
|
August 3rd, 2012, 8:32 a.m.
|
|
|
|
[Submitted] cpu: Remove Ozone CPU from the source tree
|
ahansson
|
September 29th, 2014, 10:38 a.m.
|
|
|
|
[Submitted] CPU: Remove references to memory copy operations
|
ali
|
March 30th, 2011, 8:52 a.m.
|
|
|
|
[Submitted] cpu: Remove the InOrderCPU from the tree
|
ahansson
|
March 24th, 2015, 3:50 p.m.
|
|
|
|
[Submitted] cpu: Remove unused deallocateContext calls
|
ahansson
|
September 11th, 2014, 2:01 p.m.
|
|
|
|
[Submitted] cpu: rename *_DepTag constants to *_Reg_Base
|
stever
|
August 22nd, 2013, 12:40 a.m.
|
|
|
|
[Submitted] cpu: Rename defer_registration->switched_out
|
ali
|
December 6th, 2012, 12:03 p.m.
|
|
|
|
[Submitted] cpu: rename the misleading inSyscall to noSquashFromTC
|
ali
|
December 6th, 2012, 11:45 a.m.
|
|
|
|
[Submitted] cpu: Resolve targets of predicted 'taken' conditional direct branches at decode (o3)
|
aperais
|
November 17th, 2016, 10:29 a.m.
|
|
|
|
cpu: Result refactoring
|
Rekai
|
December 9th, 2016, 6:43 p.m.
|
|
|
|
[Submitted] cpu: Rewrite O3 draining to avoid stopping in microcode
|
ali
|
December 6th, 2012, 12:23 p.m.
|
|
|
|
[Submitted] CPU: Round-two unifying instr/data CPU ports across models
|
ahansson
|
February 14th, 2012, 10:34 a.m.
|
|
|
|
[Submitted] CPU: Set a default value when readBytes faults.
|
gblack
|
August 23rd, 2010, 2:31 a.m.
|
|
|
|
[Submitted] cpu: Share the send functionality between traffic generators
|
ahansson
|
December 6th, 2012, 7:59 p.m.
|
|
|
|
[Submitted] cpu: simple: Add support for using branch predictors
|
andysan
|
November 29th, 2013, 4:36 p.m.
|
|
|
|
[Submitted] CPU: Simplify the implementation of the decode cache.
|
gblack
|
May 15th, 2012, 5:54 a.m.
|
|
|
|
cpu: Simplify the rename interface and use RegId
|
Rekai
|
December 9th, 2016, 6:37 p.m.
|
|
|
|
[Discarded] cpu: Simplify the rename interface and use RegId
|
Rekai
|
December 9th, 2016, 6:42 p.m.
|
|
|
|
[Discarded] cpu: some changes to switching
|
nilay
|
June 7th, 2013, 3:47 p.m.
|
|
|
|
cpu: split o3-specific parts out of BaseDynInst
|
ksewell
|
March 1st, 2011, 1:48 p.m.
|
|
|
|
[Submitted] cpu: Support exit when any one Trace CPU completes replay
|
andysan
|
August 12th, 2016, 4:45 p.m.
|
|
|
|
[Submitted] cpu: Support virtual addr in elastic traces
|
cdunham
|
September 3rd, 2015, 4:17 p.m.
|
|
|
|
[Submitted] CPU: Tidy up some formatting and a DPRINTF in the simple CPU base class.
|
gblack
|
April 15th, 2012, 1:17 a.m.
|
|
|
|
[Submitted] cpu: Tidy up the MemTest and make false sharing more obvious
|
ahansson
|
January 21st, 2015, 1:23 p.m.
|
|
|
|
[Submitted] cpu: Timebuf const accessors
|
ahansson
|
April 23rd, 2014, 12:25 p.m.
|
|
|
|
[Submitted] CPU: Trim unnecessary includes from some common files.
|
gblack
|
August 31st, 2010, 5:20 p.m.
|
|
|
|
[Submitted] CPU: Unify initMemProxies across CPUs and simulation modes
|
ahansson
|
March 27th, 2012, 3:55 a.m.
|
|
|
|
[Submitted] cpu: Unify SimpleCPU and O3 CPU serialization code
|
ali
|
December 6th, 2012, 11:58 a.m.
|
|
|
|
[Submitted] cpu: Unify the serialization code for all of the CPU models
|
ali
|
December 6th, 2012, 12:33 p.m.
|
|
|
|
[Submitted] cpu: Update DRAM traffic gen
|
ahansson
|
September 10th, 2014, 7:52 a.m.
|
|
|
|
[Submitted] cpu: use probes infrastructure to do simpoint profiling
|
ahansson
|
September 10th, 2014, 7:51 a.m.
|
|
