|
|
[Submitted] arch/x86: add support for explicit CC register file
|
stever
|
August 22nd, 2013, 12:41 a.m.
|
|
|
|
[Submitted] mem: fix functional accesses to deal with coherence change
|
stever
|
August 27th, 2010, 3:50 p.m.
|
|
|
|
[Submitted] sim: make Python Root object a singleton
|
stever
|
June 27th, 2010, 9:28 p.m.
|
|
|
|
[Submitted] inorder: get rid of references to mainEventQueue.
|
stever
|
January 4th, 2011, 2:38 p.m.
|
|
|
|
[Submitted] syscall emulation: minor style fix to LiveProcess constructor
|
stever
|
September 23rd, 2014, 7:47 p.m.
|
|
|
|
[Submitted] syscall_emul: fix warn_once behavior
|
stever
|
April 2nd, 2015, 3:47 p.m.
|
|
|
|
[Submitted] arch, x86: add support for arrays as memory operands
|
stever
|
January 19th, 2016, 4:01 a.m.
|
|
|
|
[Submitted] syscall_emul: factor out flag tables into common file
|
stever
|
March 26th, 2016, 3:40 a.m.
|
|
|
|
[Submitted] cpu/o3: clean up physical register file
|
stever
|
August 22nd, 2013, 12:38 a.m.
|
|
|
|
[Submitted] arch: don't call *Timing functions from *Atomic versions
|
stever
|
December 31st, 2015, 8:01 a.m.
|
|
|
|
[Submitted] util: fix apparent statetrace bug
|
stever
|
January 30th, 2016, 1:28 a.m.
|
|
|
|
[Submitted] sim: fail on implicit creation of orphans via ports
|
stever
|
July 29th, 2010, 9:35 p.m.
|
|
|
|
cache: enable multiple stores per cycle
|
stever
|
May 14th, 2014, 5:46 a.m.
|
|
|
|
[Submitted] pseudo_inst: clean up workbegin/workend functions
|
stever
|
September 6th, 2011, 2:22 p.m.
|
|
|
|
[Submitted] SimObject: add export_method* hooks to export C++ methods to Python
|
stever
|
September 24th, 2011, 9:51 a.m.
|
|
|
|
[Submitted] Add hook to call map() on Process from python.
|
stever
|
June 27th, 2012, 8:46 p.m.
|
|
|
|
[Submitted] Invalidating TLB entry on page fault in x86
|
swapnilh
|
October 26th, 2015, 4:37 a.m.
|
|
|
|
[Submitted] patch to fix early termination in SE multi-core simualtion
|
taozhang
|
October 5th, 2012, 3:45 p.m.
|
|
|
|
Add Global-Global (gAG) branch predictor
|
taylorlloyd
|
May 10th, 2013, 10:18 a.m.
|
|
|
|
[Submitted] X86: ISA bug fixes identified when bringing up Barrelfish OS
|
tharris
|
February 4th, 2011, 5:04 a.m.
|
|
|
|
[Discarded] Systemc-GEM5
|
tito20065
|
January 20th, 2015, 8:08 a.m.
|
|
|
|
[Submitted] Invalid alignment checks in mmap and mremap
|
tjablin
|
February 22nd, 2013, 9:38 a.m.
|
|
|
|
[Discarded] mem: Prevent Cache wrongly deleting requests
|
tkhsu
|
December 10th, 2015, 7:36 a.m.
|
|
|
|
[Discarded] SimpleCPU: Allow Simple CPUs to warm a branch predictor by creating a pointer
|
tmjones
|
July 9th, 2010, 6:10 p.m.
|
|
|
|
[Submitted] ruby: Fix memWriteback() not to record auto-delete events
|
tmjones
|
July 8th, 2015, 8:32 p.m.
|
|
|
|
[Submitted] Port: Only indicate that a SimpleTimingPort is drained if its send event is
|
tmjones
|
July 9th, 2010, 6:20 p.m.
|
|
|
|
[Discarded] Sim: When one CPU is taking over from another, the new CPU's memory is only
|
tmjones
|
July 9th, 2010, 6:11 p.m.
|
|
|
|
Stats: Allow backing up and restoring of stats which is needed for SMARTS
|
tmjones
|
July 9th, 2010, 6:21 p.m.
|
|
|
|
[Submitted] ruby: Fix checkpointing and restore
|
tmjones
|
June 23rd, 2015, 1:17 p.m.
|
|
|
|
[Submitted] O3CPU: O3's tick event gets squashed when it is switched out. When repeatedly
|
tmjones
|
July 9th, 2010, 6:12 p.m.
|
|
|
|
Sim: Add functionality to the simulation scripts to allow running with
|
tmjones
|
July 9th, 2010, 6:21 p.m.
|
|
|
|
CPU: Add functions to get the number of executed instructions and set the
|
tmjones
|
July 9th, 2010, 6:13 p.m.
|
|
|
|
[Submitted] LSQ Unit: After deleting part of a split request, set it to NULL so that it
|
tmjones
|
July 16th, 2010, 6:32 p.m.
|
|
|
|
[Submitted] Syscall: Don't close the simulator's standard file descriptors.
|
tmjones
|
July 9th, 2010, 6:14 p.m.
|
|
|
|
[Submitted] O3CPU: Fix iqCount and lsqCount SMT fetch policies.
|
tmjones
|
July 29th, 2010, 9:27 a.m.
|
|
|
|
[Submitted] Power: Provide a utility function to copy registers from one thread context
|
tmjones
|
July 9th, 2010, 5:52 p.m.
|
|
|
|
Cache: Provide a function to mark caches as ready from python.
|
tmjones
|
July 9th, 2010, 6:15 p.m.
|
|
|
|
[Submitted] BranchPred: Take the branch predictor out of O3CPU and make it a stand-alone
|
tmjones
|
July 9th, 2010, 6:06 p.m.
|
|
|
|
[Submitted] Power: The condition register should be set or cleared upon a system call
|
tmjones
|
July 21st, 2010, 12:25 p.m.
|
|
|
|
[Submitted] O3CPU: Fix a bug where stores in the cpu where never marked as split.
|
tmjones
|
July 9th, 2010, 6:19 p.m.
|
|
|
|
[Discarded] gpu-compute: Fixed a bug in decoding Atomic ST
|
tqta
|
June 13th, 2016, 10:03 p.m.
|
|
|
|
gpu-compute: Fixed a bug in global memory pipeline
|
tqta
|
May 18th, 2016, 5:20 p.m.
|
|
|
|
gpu-compute: Fixed a bug in decoding Atomic ST
|
tqta
|
June 13th, 2016, 10:17 p.m.
|
|
|
|
[Submitted] ruby: rename ALPHA_Network_test protocol to Garnet_standalone.
|
tushar
|
July 13th, 2016, 7:02 a.m.
|
|
|
|
imported patch rr_arbiter_fix
|
tushar
|
February 12th, 2017, 4:36 a.m.
|
|
|
|
[Submitted] ruby: rename networktest to garnet_synthetic_traffic.
|
tushar
|
July 13th, 2016, 7:02 a.m.
|
|
|
|
[Submitted] Garnet: Stats at vnet granularity + code cleanup
|
tushar
|
March 19th, 2012, 12:23 p.m.
|
|
|
|
[Submitted] network: added Torus and Pt2Pt topologies
|
tushar
|
April 29th, 2011, 3:56 p.m.
|
|
|
|
[Submitted] fix garnet flexible pipeline
|
tushar
|
March 15th, 2011, 1:16 a.m.
|
|
|
|
[Submitted] NetworkTest: added sim_cycles parameter to the network tester.
|
tushar
|
April 25th, 2011, 4:05 p.m.
|
|
