|
|
[Submitted] O3: Don't try to scoreboard misc registers.
|
ali
|
December 6th, 2010, 3:58 p.m.
|
|
|
|
[Submitted] O3: Enable pipelining icache accesses in fetch stage
|
ali
|
June 16th, 2011, 1:10 p.m.
|
|
|
|
[Submitted] O3: Enhance data address translation by supporting hardware page table walkers.
|
ali
|
January 12th, 2011, 9:10 a.m.
|
|
|
|
[Submitted] o3: Fix a couple of issues with the local predictor.
|
ali
|
October 24th, 2012, 2:18 p.m.
|
|
|
|
[Submitted] O3: Fix an issue with a load & branch instruction and mem dep squashing
|
ali
|
May 4th, 2011, 6:37 p.m.
|
|
|
|
[Submitted] O3: Fix bug when a squash occurs right before TLB miss returns.
|
ali
|
February 11th, 2011, 4:38 p.m.
|
|
|
|
[Submitted] o3: Fix front-end pipeline interlock behavior
|
ali
|
June 12th, 2014, 10:49 p.m.
|
|
|
|
[Submitted] O3: Fix issue w/wbOutstading being decremented multiple times on blocked cache.
|
ali
|
May 16th, 2011, 2:35 p.m.
|
|
|
|
[Submitted] O3: Fix issue with interrupts/faults occuring in the middle of a macro-op
|
ali
|
May 16th, 2011, 2:35 p.m.
|
|
|
|
[Submitted] o3: FIx issue with LLSC ordering and speculation
|
ali
|
December 6th, 2012, 11:45 a.m.
|
|
|
|
[Submitted] O3: Fix itstate prediction and recovery.
|
ali
|
January 12th, 2011, 9:09 a.m.
|
|
|
|
[Submitted] O3: Fix mispredicts from non control instructions.
|
ali
|
December 6th, 2010, 3:52 p.m.
|
|
|
|
[Submitted] O3: Fix offset calculation into storeQueue buffer for store->load forwarding
|
ali
|
May 16th, 2011, 2:35 p.m.
|
|
|
|
[Submitted] O3: Fix pipeline restart when a table walk completes in the fetch stage.
|
ali
|
January 27th, 2011, 6:24 p.m.
|
|
|
|
[Submitted] O3: Fix some variable length instruction issues with the O3 CPU and ARM ISA.
|
ali
|
December 6th, 2010, 3:47 p.m.
|
|
|
|
[Submitted] O3: Fix unaligned stores when cache blocked
|
ali
|
February 25th, 2011, 8:57 p.m.
|
|
|
|
[Submitted] O3: Fixes fetch deadlock when the interrupt clears before CPU handles it.
|
ali
|
December 6th, 2010, 3:34 p.m.
|
|
|
|
[Submitted] O3: Fixes the way prefetches are handled inside the iew unit. This patch
|
ali
|
December 6th, 2010, 3:49 p.m.
|
|
|
|
[Submitted] O3: Handle loads when the destination is the PC.
|
ali
|
August 13th, 2010, 9:51 a.m.
|
|
|
|
[Submitted] O3: Keep around the last committed instruction and use for squashing.
|
ali
|
December 6th, 2010, 4:03 p.m.
|
|
|
|
[Submitted] O3: Make all instructions that write a misc register not perform the write until commit.
|
ali
|
November 8th, 2010, 3:39 p.m.
|
|
|
|
[Submitted] O3: prevent a squash when completeAcc() modifies misc reg through TC.
|
ali
|
November 8th, 2010, 3:30 p.m.
|
|
|
|
[Submitted] O3: Remove hardcoded tgts_per_mshr in O3CPU.py.
|
ali
|
November 3rd, 2011, 1:24 p.m.
|
|
|
|
[Submitted] O3: Remove some asserts that no longer seem to be valid.
|
ali
|
December 16th, 2011, 1:30 p.m.
|
|
|
|
[Submitted] O3: Send instruction back to fetch on squash to seed predecoder correctly.
|
ali
|
February 25th, 2011, 8:58 p.m.
|
|
|
|
[Submitted] O3: Skipping mem-order violation check for uncachable loads.
|
ali
|
August 13th, 2010, 10:05 a.m.
|
|
|
|
[Submitted] O3: Squash the violator and younger instructions instead not all insts.
|
ali
|
July 13th, 2011, 8:56 a.m.
|
|
|
|
[Submitted] O3: Support squashing all state after special instruction
|
ali
|
November 19th, 2010, 4:06 p.m.
|
|
|
|
[Submitted] O3: Support SWAP and predicated loads/store in ARM.
|
ali
|
November 19th, 2010, 4:04 p.m.
|
|
|
|
[Submitted] O3: Support timing translations for O3 CPU fetch.
|
ali
|
December 6th, 2010, 3:46 p.m.
|
|
|
|
[Submitted] O3: Tighten memory order violation checking to 16 bytes.
|
ali
|
February 27th, 2011, 6:50 p.m.
|
|
|
|
[Submitted] Output: Add hierarchical output support and cleanup existing codebase.
|
ali
|
November 3rd, 2011, 1:24 p.m.
|
|
|
|
[Submitted] Partly revert [4f54b0f229b5] and move draining to m5.changeToTiming
|
ali
|
October 24th, 2012, 2:18 p.m.
|
|
|
|
[Submitted] pci: Make Python wrapper cast to the right type
|
ali
|
October 24th, 2012, 2:23 p.m.
|
|
|
|
[Submitted] Prefetch: Don't prefetch if address is in the write queue.
|
ali
|
September 9th, 2011, 2:55 p.m.
|
|
|
|
[Submitted] prefetcher: Make prefetcher a sim object instead of it being a parameter on cache
|
ali
|
January 26th, 2012, 4:25 a.m.
|
|
|
|
[Submitted] python: Rename doDrain()->drain() and make it do the right thing
|
ali
|
October 24th, 2012, 2:52 p.m.
|
|
|
|
Regressions: Start of new regression system
|
ali
|
August 30th, 2011, 10:38 a.m.
|
|
|
|
[Submitted] scons: add a parameter to configure SCons' build cache
|
ali
|
November 3rd, 2010, 4:13 p.m.
|
|
|
|
[Submitted] scons: Enforce gcc >= 4.4 or clang >= 2.9 and c++0x support
|
ali
|
December 6th, 2012, 11:51 a.m.
|
|
|
|
[Submitted] scons: Make compiler version error more verbose and easier to debug.
|
ali
|
June 7th, 2012, 10:46 a.m.
|
|
|
|
[Submitted] scons: Remove stale compiler options
|
ali
|
December 6th, 2012, 11:50 a.m.
|
|
|
|
[Submitted] SE: Change very noise warn message to warn_once
|
ali
|
November 16th, 2011, 9:02 p.m.
|
|
|
|
[Submitted] sim, arch: Add support for invalidating TLBs when draining
|
ali
|
November 2nd, 2012, 10:11 a.m.
|
|
|
|
[Submitted] sim: Add a system-global option to bypass caches
|
ali
|
January 7th, 2013, 11:26 a.m.
|
|
|
|
[Submitted] sim: Add drain methods to request additional cleanup operations
|
ali
|
October 24th, 2012, 3:07 p.m.
|
|
|
|
[Submitted] sim: Add helper functions that add PCEvents with custom arguments
|
ali
|
February 13th, 2013, 8:45 a.m.
|
|
|
|
[Submitted] sim: Add openat/fstatat syscalls and fix mremap
|
ali
|
November 30th, 2013, 11:34 p.m.
|
|
|
|
[Submitted] sim: Add support for tcmalloc if it's installed and available.
|
ali
|
May 31st, 2012, 6:24 a.m.
|
|
|
|
[Submitted] sim: Add SWIG interface for Serializable
|
ali
|
October 24th, 2012, 3:03 p.m.
|
|
