Review Board 2.0.15


All Review Requests

Summary
Submitter Posted
Last Updated
configs: add command-line option to enable NoMali in fs.py
prosenfeld
January 19th, 2016, 12:10 a.m.
configs: add an option to set the deadlock timeouts for the TCPs and SQCs
joegross
November 11th, 2016, 9:33 p.m.
configs: add an option to override the deadlock timeouts for the TCPs and SQCs
joegross
May 18th, 2016, 6:44 p.m.
config: ruby: Get rid of an "eval" and an "exec" operating on generated code.
gblack
November 23rd, 2014, 11:03 a.m.
config: Refactor the network switch configuration file
gabordzs
December 6th, 2016, 5:46 p.m.
Config: Make disk-image option support mutiple disks
jayneel
May 9th, 2012, 2:31 p.m.
Config: Instantiate Interrupt Controller for run.py
musleh
December 30th, 2012, 8:22 p.m.
config: Fail if not using all L2 caches in ruby protocols
dhashe
July 14th, 2015, 2:53 p.m.
config, x86: add ethernet support for x86 fullsystem
majiuyue
June 13th, 2014, 9:23 a.m.
config, SMT: Enabling SMT for multi-threaded programs
alexdutu
May 28th, 2015, 3:36 p.m.
config, mem: new L2 cache architectures for the classic memory system
cataldo
June 17th, 2016, 3:03 p.m.
config, mem: add command-line options for L2 MSHR queue size and hit latency
cataldo
June 3rd, 2016, 9:03 p.m.
commit 70469eba20cdcf091d66cf2ef463318203c7cc71
rjthakur
February 21st, 2017, 4:55 p.m.
Cache: Provide a function to mark caches as ready from python.
tmjones
July 9th, 2010, 6:15 p.m.
Cache: fix vector stats in classic cache to have matching lengths
hsul
April 22nd, 2011, 5:13 p.m.
cache: enable multiple stores per cycle
stever
May 14th, 2014, 5:46 a.m.
base: stats: add function for printing text to output
bpotter
April 4th, 2016, 11:43 p.m.
arm: mark IT instructions as nops
mhayenga
March 29th, 2013, 7:41 p.m.
arm: Implement store-pair (aarch64) as a single micro-op
aperais
January 26th, 2016, 9 p.m.
arm: Fix PMU register access
fernando.endo
May 23rd, 2016, 2:07 p.m.
ARM: Enable Ruby functionality with ARM FS
afc32
May 12th, 2012, 4:23 p.m.
arm,dev,config: always preent the PMU but add option to enable
baz21
March 15th, 2016, 5 p.m.
arm,config: Refactor the example big.LITTLE(tm) configuration
gabordzs
December 6th, 2016, 5:45 p.m.
arm,config: Add dist-gem5 support to the big.LITTLE(tm) config
gabordzs
December 6th, 2016, 5:47 p.m.
arm, kvm: enable running 32-bit Guest under ARM KVM64
rjthakur
February 21st, 2017, 5:46 p.m.
arm, config: Enabled MemConfig usage for the example big.LITTLE
abutko
October 14th, 2016, 7:40 a.m.
arm, config: added support for ex5 model of big.LITTLE
abutko
October 14th, 2016, 7:41 a.m.
arch: ISA parser additions of vector registers
Rekai
December 9th, 2016, 6:46 p.m.
arch: added generic vector register
Rekai
December 10th, 2016, 3:38 p.m.
arch, cpu: Architectural Register structural indexing
andysan
April 28th, 2016, 11:56 a.m.
Alpha: Use the CRTP to simplify Alpha's fault classes.
gblack
September 25th, 2011, 3:03 a.m.
alpha: Remove ALPHA support and supplemental files
ahansson
October 24th, 2016, 8:43 p.m.
Adding TSX support to gem5
pradip16
July 5th, 2014, 3:10 a.m.
Adding some new options to support TRIPS ISA
pengfeidaxia
April 28th, 2010, 5:39 p.m.
Adding a cpu model named simpleEdgeCPU into M5
pengfeidaxia
April 28th, 2010, 5:58 p.m.
Add support for McVerSi memory consistency verification framework
melver
April 13th, 2016, 5:45 p.m.
Add mc2lib to ext/
melver
April 13th, 2016, 5:43 p.m.
Add Global-Global (gAG) branch predictor
taylorlloyd
May 10th, 2013, 10:18 a.m.
AArch64: Fix bugs in register index printing
fernando.endo
October 4th, 2016, 2:28 p.m.
« < 2 3 4 5 5 pages