|
|
[Submitted] Extend access width for IDE control registers
|
bukinr
|
March 25th, 2015, 11:10 a.m.
|
|
|
|
[Submitted] Correct the endianess detection
|
bukinr
|
March 27th, 2015, 2 p.m.
|
|
|
|
[Submitted] base: fix includes for FreeBSD
|
bukinr
|
April 9th, 2015, 9:07 a.m.
|
|
|
|
[Submitted] base: include header file for FreeBSD
|
bukinr
|
April 9th, 2015, 9:29 a.m.
|
|
|
|
[Submitted] base: fix FreeBSD OS detection
|
bukinr
|
April 9th, 2015, 9:37 a.m.
|
|
|
|
[Submitted] dev: dont panic on GIC_EOIR
|
bukinr
|
April 9th, 2015, 9:51 a.m.
|
|
|
|
[Discarded] arch: do not set Linux-specific AT elf relocation types on FreeBSD
|
bukinr
|
April 9th, 2015, 4:42 p.m.
|
|
|
|
[Discarded] arch: move argsInit() from ArmLiveProcess class to ArmLinuxProcess32/64 classes
|
bukinr
|
April 11th, 2015, 12:53 p.m.
|
|
|
|
[Submitted] arch, base, dev, kern, sym: FreeBSD support
|
bukinr
|
April 17th, 2015, 1:35 p.m.
|
|
|
|
scons: specify swig binary filename in env
|
bukinr
|
April 30th, 2015, 1:42 p.m.
|
|
|
|
[Submitted] arch: fix build under MacOSX
|
bukinr
|
May 6th, 2015, 1:32 p.m.
|
|
|
|
[ARM] adding support for Ruby memory system
|
butko
|
June 6th, 2012, 8:39 a.m.
|
|
|
|
[Discarded] [ARM] Full System simulation up to 8 cores
|
butko
|
June 6th, 2012, 8:50 a.m.
|
|
|
|
[Submitted] ruby: Fixed a deadlock when restoring a checkpoint with garnet
|
castilloe
|
October 30th, 2013, 1:04 p.m.
|
|
|
|
[Submitted] ruby: Fixes clock domains in configuration files.
|
castilloe
|
March 31st, 2014, 10:52 a.m.
|
|
|
|
[Submitted] X86 : fxsave and fxrestore missing template code
|
castilloe
|
August 25th, 2014, 2:20 p.m.
|
|
|
|
[Submitted] o3: Create quiesce Events with 0ns or 0 cycles
|
castilloe
|
April 16th, 2015, 4:45 p.m.
|
|
|
|
config, mem: add command-line options for L2 MSHR queue size and hit latency
|
cataldo
|
June 3rd, 2016, 9:03 p.m.
|
|
|
|
config, mem: new L2 cache architectures for the classic memory system
|
cataldo
|
June 17th, 2016, 3:03 p.m.
|
|
|
|
[Submitted] dev: Prevent MC146818 timer RTC events firing before startup
|
cdirik
|
November 28th, 2014, 8:57 p.m.
|
|
|
|
python: Adding event queue empty check after instantiation before startup
|
cdirik
|
December 4th, 2014, 6:45 p.m.
|
|
|
|
[Submitted] dev: Prevent intel 8254 timer events firing before startup
|
cdirik
|
December 4th, 2014, 7:14 p.m.
|
|
|
|
[Submitted] sim: Reuse the same limit_event in simulate()
|
cdunham
|
February 20th, 2015, 6:46 p.m.
|
|
|
|
[Submitted] config: Add ability to exit simulation after initialization
|
cdunham
|
February 20th, 2015, 6:46 p.m.
|
|
|
|
[Submitted] ext: Add SST connector
|
cdunham
|
February 20th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] config: Support full-system with SST's memory system
|
cdunham
|
February 20th, 2015, 6:47 p.m.
|
|
|
|
[Discarded] config: Add --sst configuration option
|
cdunham
|
February 20th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] multi-gem5: add support for multi gem5 runs
|
cdunham
|
May 15th, 2015, 10:18 p.m.
|
|
|
|
[Submitted] sim, arm: add checkpoint upgrader for d02b45a5
|
cdunham
|
May 27th, 2015, 10:18 p.m.
|
|
|
|
[Submitted] multi-gem5: Add checkpoint support for multi gem5 runs
|
cdunham
|
June 1st, 2015, 8:05 p.m.
|
|
|
|
[Submitted] scons: remove dead leading underscore check
|
cdunham
|
June 8th, 2015, 11:35 p.m.
|
|
|
|
[Submitted] sim: make warning for absent optional parameters optional
|
cdunham
|
June 30th, 2015, 12:35 a.m.
|
|
|
|
[Submitted] sim: support checkpointing std::set<std::string>'s
|
cdunham
|
June 30th, 2015, 12:35 a.m.
|
|
|
|
[Submitted] sim: tag-based checkpoint versioning
|
cdunham
|
June 30th, 2015, 12:35 a.m.
|
|
|
|
[Submitted] cpu: Change thread assignents for heterogenous SMT
|
cdunham
|
July 30th, 2015, 6:46 p.m.
|
|
|
|
[Submitted] config,cpu: Add SMT support to Atomic and Timing CPUs
|
cdunham
|
July 30th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] cpu: Add per-thread monitors
|
cdunham
|
July 30th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] arm: tweak MPIDR setting when using SMT
|
cdunham
|
July 30th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] isa,cpu: Add support for FS SMT Interrupts
|
cdunham
|
July 30th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] cpu,isa,mem: Adds per-thread wakeup logic
|
cdunham
|
July 30th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] arm: Change TLB software caching
|
cdunham
|
July 30th, 2015, 6:47 p.m.
|
|
|
|
[Submitted] probe: Add probe in Fetch, IEW, Rename and Commit
|
cdunham
|
August 11th, 2015, 9:05 p.m.
|
|
|
|
[Submitted] proto, probe: Add elastic trace probe to o3 cpu
|
cdunham
|
August 11th, 2015, 9:05 p.m.
|
|
|
|
[Submitted] mem: Add instruction sequence number to request
|
cdunham
|
August 11th, 2015, 9:05 p.m.
|
|
|
|
[Submitted] cpu: Add TraceCPU to playback elastic traces
|
cdunham
|
August 11th, 2015, 9:05 p.m.
|
|
|
|
[Submitted] util: Add decode and encode scripts for elastic traces
|
cdunham
|
August 11th, 2015, 9:05 p.m.
|
|
|
|
[Submitted] config: Enable elastic trace capture and replay in se/fs
|
cdunham
|
August 11th, 2015, 9:05 p.m.
|
|
|
|
[Submitted] mem: Add initial HBM configurations
|
cdunham
|
August 12th, 2015, 5:38 p.m.
|
|
|
|
[Submitted] isa: Add parameter to pick different decoder inside ISA
|
cdunham
|
August 12th, 2015, 5:38 p.m.
|
|
|
|
[Submitted] base: remove Trace::enabled flag
|
cdunham
|
August 31st, 2015, 6:35 p.m.
|
|
