|
|
[Submitted] mem: Merge DRAM page-management calculations
|
ahansson
|
April 23rd, 2014, 12:34 p.m.
|
|
|
|
[Submitted] mem: Add tWR to DRAM activate and precharge constraints
|
ahansson
|
April 23rd, 2014, 12:34 p.m.
|
|
|
|
[Submitted] mem: Merge DRAM latency calculation and bank state update
|
ahansson
|
April 23rd, 2014, 12:35 p.m.
|
|
|
|
[Submitted] mem: Add tRTP to the DRAM controller
|
ahansson
|
April 23rd, 2014, 12:35 p.m.
|
|
|
|
[Submitted] mem: Remove printing of DRAM params
|
ahansson
|
April 23rd, 2014, 12:36 p.m.
|
|
|
|
[Submitted] mem: Add precharge all (PREA) to the DRAM controller
|
ahansson
|
April 23rd, 2014, 12:36 p.m.
|
|
|
|
[Submitted] mem: Simplify DRAM response scheduling
|
ahansson
|
April 23rd, 2014, 12:36 p.m.
|
|
|
|
[Submitted] mem: Add DRAM cycle time
|
ahansson
|
April 23rd, 2014, 12:37 p.m.
|
|
|
|
[Submitted] mem: Update DDR3 and DDR4 based on datasheets
|
ahansson
|
April 23rd, 2014, 12:37 p.m.
|
|
|
|
[Submitted] tests: Reflect name change in DRAM tests
|
ahansson
|
April 23rd, 2014, 12:38 p.m.
|
|
|
|
[Submitted] syscall emulation: clean up & comment SyscallReturn
|
stever
|
April 21st, 2014, 7:15 p.m.
|
|
|
|
cache: enable multiple stores per cycle
|
stever
|
May 14th, 2014, 5:46 a.m.
|
|
|
|
o3: issue excl. prefetch as soon as store address is available
|
stever
|
May 14th, 2014, 5:47 a.m.
|
|
|
|
[Submitted] config: remove unecessary assignment of etherlink interfaces
|
atgutier
|
May 15th, 2014, 4:03 p.m.
|
|
|
|
[Submitted] ruby: message buffer: drop dequeue_getDelayCycles()
|
nilay
|
March 13th, 2014, 5:35 a.m.
|
|
|
|
[Submitted] Config: A patch from Nilay which fixes running SMT workloads with se.py.
|
gblack
|
May 25th, 2012, 12:51 a.m.
|
|
|
|
[Submitted] Ruby: Make it so that controllers attached to Sequencers don't have to be named L1Cache.
|
hsul
|
October 11th, 2011, 1:22 p.m.
|
|
|
|
[Submitted] style: eliminate equality tests with true and false
|
stever
|
June 1st, 2014, 12:47 a.m.
|
|
|
|
[Submitted] Util: Do not style check symlinks
|
jthestness
|
June 7th, 2014, 10 p.m.
|
|
|
|
[Submitted] sim: More rigorous clocking comments
|
jthestness
|
June 7th, 2014, 10:02 p.m.
|
|
|
|
[Submitted] scons: Bump the compiler version to gcc 4.6 and clang 3.0
|
ahansson
|
June 3rd, 2014, 4:33 p.m.
|
|
|
|
[Submitted] ext: McPAT interface changes and fixes
|
yxw0985
|
December 11th, 2013, 10:48 p.m.
|
|
|
|
[Submitted] ext: Add a McPAT regression tester
|
yxw0985
|
December 11th, 2013, 10:48 p.m.
|
|
|
|
[Submitted] ext: Redirect McPAT object files
|
yxw0985
|
January 22nd, 2014, 1:33 a.m.
|
|
|
|
[Submitted] x86: fix table walker assertion
|
stever
|
May 14th, 2014, 5:46 a.m.
|
|
|
|
[Submitted] o3: make LSQ full check more selective
|
stever
|
May 14th, 2014, 5:46 a.m.
|
|
|
|
[Submitted] o3: split load & store queue full cases
|
stever
|
May 14th, 2014, 5:46 a.m.
|
|
|
|
[Submitted] arm: make the bi-mode predictor the default for O3_ARM_v7a_BP
|
atgutier
|
February 21st, 2014, 10:14 p.m.
|
|
|
|
[Submitted] cpu: implement bi-mode-style branch predictor
|
atgutier
|
February 21st, 2014, 10:19 p.m.
|
|
|
|
[Submitted] mem: DRAMPower trace formatting script
|
ahansson
|
June 3rd, 2014, 4:34 p.m.
|
|
|
|
[Submitted] power: Add basic DVFS support for gem5
|
ahansson
|
June 11th, 2014, 5:03 p.m.
|
|
|
|
[Submitted] mem: DRAMPower trace output
|
ahansson
|
June 3rd, 2014, 4:34 p.m.
|
|
|
|
[Submitted] mem: Add bank and rank indices as fields to the DRAM bank
|
ahansson
|
June 3rd, 2014, 4:33 p.m.
|
|
|
|
[Submitted] arm: Add support for ARMv8 (AArch64 & AArch32)
|
ali
|
January 8th, 2014, 8:11 p.m.
|
|
|
|
[Submitted] base: fix some bugs in EthAddr
|
atgutier
|
June 26th, 2014, 9:49 p.m.
|
|
|
|
[Submitted] kern: get rid of unused linux syscall files
|
stever
|
July 3rd, 2014, 5:13 p.m.
|
|
|
|
[Submitted] syscall emulation: fix DPRINTF arg ordering bug
|
stever
|
July 3rd, 2014, 5:12 p.m.
|
|
|
|
[Submitted] sim: remove unused MemoryModeStrings array
|
stever
|
June 24th, 2014, 6:12 a.m.
|
|
|
|
[Submitted] x86: make PioBus return BadAddress errors
|
stever
|
June 21st, 2014, 4:53 p.m.
|
|
|
|
[Submitted] mem: refactor LRU cache tags and add random replacment tags
|
atgutier
|
February 21st, 2014, 10:11 p.m.
|
|
|
|
[Submitted] arm: make the PseudoLRU tags the default for the O3_ARM_v7aL2
|
atgutier
|
February 21st, 2014, 10:18 p.m.
|
|
|
|
[Submitted] cpu: `Minor' in-order CPU model
|
ali
|
May 30th, 2014, 3:23 p.m.
|
|
|
|
[Discarded] Different SimpleDRAM latency for read and write access
|
senni
|
December 5th, 2013, 10:23 a.m.
|
|
|
|
[Submitted] config: Add hooks to enable new config sys
|
ahansson
|
April 23rd, 2014, 12:22 p.m.
|
|
|
|
[Submitted] config: Add SubSystem container for simobjects
|
ahansson
|
July 28th, 2014, 5:50 a.m.
|
|
|
|
[Submitted] scons: Warn for incompatible gcc and binutils
|
ahansson
|
July 28th, 2014, 5:50 a.m.
|
|
|
|
sim: stopgap for race-conditions when using multiple EventQueues
|
mbrown
|
August 1st, 2014, 5:54 p.m.
|
|
|
|
[Discarded] added DRAMsimII to the m5 repo
|
joegross
|
November 17th, 2010, 3:39 p.m.
|
|
|
|
Adding TSX support to gem5
|
pradip16
|
July 5th, 2014, 3:10 a.m.
|
|
|
|
[Submitted] misc: README direct to website for dependencies
|
ahansson
|
August 17th, 2014, 10:46 a.m.
|
|
