Review Board 2.0.15


All Review Requests

Summary
Submitter Posted Last Updated
cpu: o3: Commit stage updates for hw threads priority list
alexdutu
May 28th, 2015, 3:40 p.m.
cpu: o3: Fetch stage updates for hw threads priority list
alexdutu
May 28th, 2015, 3:39 p.m.
cpu: o3: Mapping the ZeroRegister for all hardware threads
alexdutu
May 28th, 2015, 3:38 p.m.
cpu: o3: Merging haltContext with suspendContext
alexdutu
May 26th, 2015, 4:45 p.m.
cpu: Physical register structural + flat indexing
andysan
April 28th, 2016, noon
cpu: profileEvent access code is modified to be executed only when FullSystem is on
drh5
January 14th, 2013, 8:29 a.m.
cpu: Remove incorrect branch predictor drain checks
andysan
February 7th, 2013, 3:27 a.m.
cpu: Result refactoring
Rekai
December 9th, 2016, 6:43 p.m.
cpu: Simplify the rename interface and use RegId
Rekai
December 9th, 2016, 6:37 p.m.
cpu: split o3-specific parts out of BaseDynInst
ksewell
March 1st, 2011, 1:48 p.m.
dev, util: Increase max size of FS disk to 63 GB
fernando.endo
June 6th, 2016, 8:47 a.m.
dev: cirrus: Add a simplified device model for the cirrus graphics device.
gblack
November 18th, 2014, 1:31 a.m.
dev: Fix buffer length when unserializing an eth pkt
mlebeane
November 15th, 2016, 9:22 p.m.
dev: Make use of FS ethernet speed & delay in dual mode
heartinpiece
July 16th, 2016, 4:06 a.m.
dram: add DDR3-1866/2400
joegross
October 10th, 2016, 7:48 p.m.
eventq: Add a small cache to speed up insertions
nate
April 18th, 2010, 10:32 p.m.
eventq: add a version of insert that takes a hint
nate
April 18th, 2010, 10:32 p.m.
eventq: add classes for Clock, ClockTicker, and PeriodicEvent
nate
April 18th, 2010, 10:32 p.m.
eventq: Add some statistics to the event queue.
nate
April 18th, 2010, 10:32 p.m.
ext: Include SystemC 2.3.1 into gem5
myzinsky
February 14th, 2017, 8:33 p.m.
ext: Update DRAMPower
myzinsky
February 24th, 2017, 9:56 p.m.
Fixed an LSQ full check condition at rename.
yxw0985
May 13th, 2011, 2:29 p.m.
fixed drainCount
lukefahr
March 11th, 2012, 3:46 p.m.
garnet: fix bug where multiple enqueues happen on same tick
bpotter
April 4th, 2016, 11:45 p.m.
gem5ops: Update util/m5/Makefile.x86 to compile Java JNI for gem5Ops
gedare
November 11th, 2013, 9:50 p.m.
gpu-compute: Changed stat name for AMD architecture
apattnai
May 16th, 2016, 9:29 p.m.
gpu-compute: fix gpu memfence
marc.orr
February 23rd, 2016, 12:40 a.m.
gpu-compute: fix uninitialized value error.
marc.orr
February 23rd, 2016, 12:39 a.m.
gpu-compute: Fixed a bug in decoding Atomic ST
tqta
June 13th, 2016, 10:17 p.m.
gpu-compute: Fixed a bug in global memory pipeline
tqta
May 18th, 2016, 5:20 p.m.
gpu: fix out of bounds access bug
jkalamat
January 27th, 2016, 7:06 p.m.
gpu: fix out of bounds access bug
atgutier
June 29th, 2016, 4:20 p.m.
Hierarchical Network Topology for Ruby
khaleghzadeh
May 20th, 2012, 11:05 a.m.
implement remote gdb for x86
stever
November 25th, 2014, 6:33 a.m.
imported patch rr_arbiter_fix
tushar
February 12th, 2017, 4:36 a.m.
Interface to integrate TOPAZ network simulator (http://code.google.com/p/tpzsimul/) within GEM5-RUBY
vpuente
March 12th, 2012, 4:37 a.m.
ISA description files for TRIPS ISA
pengfeidaxia
April 28th, 2010, 6:29 p.m.
ISA: Factor FullSystemInt out of the decoders.
gblack
May 28th, 2012, 12:49 a.m.
Let the user execute a file just before 'Simulation.run'
vilanova
September 28th, 2012, 8:55 a.m.
Make TRIPS binaries available
pengfeidaxia
April 28th, 2010, 6:37 p.m.
mem: add a knob to turn on/off bank blocking model
rioshering
April 15th, 2013, 11:54 a.m.
mem: add retry mechanism for cache fills in classic cache model
rioshering
April 17th, 2013, 11:18 a.m.
mem: Add unified queue to DRAMCtrl
mporemba
February 29th, 2016, 6:50 p.m.
mem: Allow non-invalidating uncacheable snoops
eclark
December 19th, 2016, 7:39 p.m.
mem: Deprecate old unsafe Packet::(get|set)() methods
andysan
July 7th, 2015, 5:07 p.m.
mem: Implement alternative flow control between MemObject ports
mporemba
February 29th, 2016, 6:50 p.m.
mem: implement x86 locked accesses in timing-mode classic cache
stever
March 14th, 2015, 5:19 p.m.
mem: model data array bank in classic cache
rioshering
March 31st, 2013, 3:47 p.m.
mem: MSHR livelock bug fix
atgutier
May 11th, 2015, 10:19 p.m.
mem: Reflect that packet address and size are always valid
ahansson
August 19th, 2015, 9:06 a.m.
< 1 2 3 4 5 > 5 pages