|
|
[Submitted] ARM: mark msr/mrs instructions as SerializeBefore/After
|
ali
|
August 13th, 2010, 9:51 a.m.
|
|
|
|
[Submitted] CPU: Print out flatten-out register index as with IntRegs/FloatRegs traceflag
|
ali
|
August 13th, 2010, 9:52 a.m.
|
|
|
|
[Submitted] ARM: Clean up the ISA desc portion of the ARM memory instructions.
|
ali
|
August 13th, 2010, 9:46 a.m.
|
|
|
|
[Submitted] ARM: Use a stl queue for the table walker state
|
ali
|
August 13th, 2010, 9:39 a.m.
|
|
|
|
[Submitted] Loader: Use address mask provided to load*Symbols when loading the symbols from the symbol table.
|
ali
|
August 13th, 2010, 9:40 a.m.
|
|
|
|
[Submitted] ARM: Fix an un-initialized variable bug
|
ali
|
August 13th, 2010, 9:40 a.m.
|
|
|
|
[Submitted] ARM: Clean up flattening for SPSR adding
|
ali
|
August 13th, 2010, 10 a.m.
|
|
|
|
[Submitted] ARM: Don't write tracedata in completeAcc as we might hav freed it already
|
ali
|
August 13th, 2010, 9:58 a.m.
|
|
|
|
[Submitted] ARM: Implement CLREX init/complete acc methods
|
ali
|
August 13th, 2010, 9:58 a.m.
|
|
|
|
[Submitted] ARM: DPRINTFs prints disassembly for uops
|
ali
|
August 13th, 2010, 10:04 a.m.
|
|
|
|
[Submitted] BUILD: GCC 4.4.1/2 have a bug in their auto-vectorizer that we trip on
|
ali
|
August 13th, 2010, 10:06 a.m.
|
|
|
|
[Submitted] O3: Skipping mem-order violation check for uncachable loads.
|
ali
|
August 13th, 2010, 10:05 a.m.
|
|
|
|
[Submitted] STATS: Fix off-by-one error in distributions.
|
ali
|
August 18th, 2010, 11:50 a.m.
|
|
|
|
[Submitted] ARM: Add I/O devices for booting linux
|
ali
|
August 13th, 2010, 9:40 a.m.
|
|
|
|
[Submitted] ARM: Make sure that software prefetch instructions can't change the state of the TLB
|
ali
|
August 13th, 2010, 9:59 a.m.
|
|
|
|
[Submitted] ARM: Add system for ARM/Linux and bootstrapping
|
ali
|
August 13th, 2010, 9:40 a.m.
|
|
|
|
[Submitted] ARM: adding non-speculative/serialize flags for instructions change CPSR
|
ali
|
August 13th, 2010, 10:01 a.m.
|
|
|
|
[Submitted] BASE: Fix genrand to generate both 0s and 1s when max equals one.
|
ali
|
August 13th, 2010, 9:38 a.m.
|
|
|
|
[Submitted] ARM: Add some registers for big loads/stores to support neon.
|
ali
|
August 13th, 2010, 9:49 a.m.
|
|
|
|
[Submitted] ARM: Fix Uncachable TLB requests and decoding of xn bit
|
ali
|
August 13th, 2010, 9:58 a.m.
|
|
|
|
[Submitted] Loader: Make the load address mask be a parameter of the system rather than a constant. This allows one two different OS requirements for the same ISA to be handled.
|
ali
|
August 13th, 2010, 9:39 a.m.
|
|
|
|
[Submitted] Devices: Allow a device to specify that a request is uncachable.
|
ali
|
August 13th, 2010, 9:57 a.m.
|
|
|
|
[Submitted] ARM: Decode neon memory instructions.
|
ali
|
August 13th, 2010, 9:48 a.m.
|
|
|
|
[Submitted] ARM: Get SCTLR TE bit from reset SCTLR
|
ali
|
August 13th, 2010, 9:54 a.m.
|
|
|
|
[Submitted] ARM: Implement DBG instruction that doesn't do much for now.
|
ali
|
August 13th, 2010, 10 a.m.
|
|
|
|
[Submitted] ALPHA: The previous O3 patch causes a slight stats change with fullsys.
|
ali
|
August 13th, 2010, 10:05 a.m.
|
|
|
|
[Submitted] ARM: Finish the timing translation when taking a fault.
|
ali
|
August 13th, 2010, 9:39 a.m.
|
|
|
|
[Submitted] ARM: We don't currently support ThumbEE exceptions, so don't report that we do
|
ali
|
August 13th, 2010, 9:46 a.m.
|
|
|
|
[Submitted] ARM: Temporary local variables can't conflict with isa parser operands.
|
ali
|
August 13th, 2010, 9:49 a.m.
|
|
|
|
[Submitted] ARM/O3: store the result of the predicate evaluation in DynInst or Threadstate.
|
ali
|
August 13th, 2010, 9:51 a.m.
|
|
|
|
[Discarded] ARM: make predicated-false instruction to move data from a old register.
|
ali
|
August 13th, 2010, 10:03 a.m.
|
|
|
|
[Submitted] O3: Handle loads when the destination is the PC.
|
ali
|
August 13th, 2010, 9:51 a.m.
|
|
|
|
[Submitted] ARM: Implement some more misc registers
|
ali
|
August 13th, 2010, 9:40 a.m.
|
|
|
|
[Submitted] Loader: Don't insert symbols into the symbol table that begin wiht '$'.
|
ali
|
August 13th, 2010, 9:46 a.m.
|
|
|
|
[Submitted] ARM: DFSR status value for sync external data abort is expected to be 0x8 in ARMv7
|
ali
|
August 13th, 2010, 9:50 a.m.
|
|
|
|
[Submitted] ARM: adding genMachineCheckFault() stub for ARM that doesn't panic
|
ali
|
August 13th, 2010, 9:50 a.m.
|
|
|
|
[Submitted] CPU: Make Exec trace to print predication result (if false) for memory instructions
|
ali
|
August 13th, 2010, 9:52 a.m.
|
|
|
|
[Submitted] ARM: BX instruction can be contitional if last instruction in a IT block
|
ali
|
August 13th, 2010, 9:52 a.m.
|
|
|
|
[Submitted] config: Added the topology name to m5 & ruby output
|
beckmann
|
August 5th, 2010, 9:14 p.m.
|
|
|
|
[Submitted] ruby: hammer detail miss latency breakdown
|
beckmann
|
August 5th, 2010, 9:20 p.m.
|
|
|
|
[Submitted] m5: Fixed periodic interrupts to work with draining
|
beckmann
|
August 5th, 2010, 9:18 p.m.
|
|
|
|
[Submitted] memtest: Memtester support for DMA
|
beckmann
|
August 5th, 2010, 9:14 p.m.
|
|
|
|
[Submitted] ruby: Added SC fail indication to trace profiling
|
beckmann
|
August 5th, 2010, 9:18 p.m.
|
|
|
|
[Submitted] ruby: moved python protocol files
|
beckmann
|
August 5th, 2010, 9:13 p.m.
|
|
|
|
[Submitted] ruby: Added consolidated network msg stats
|
beckmann
|
August 5th, 2010, 9:15 p.m.
|
|
|
|
[Submitted] ruby: Improve ruby simobject names
|
beckmann
|
August 5th, 2010, 9:14 p.m.
|
|
|
|
[Submitted] ruby: Removed try except blocks in ruby creation
|
beckmann
|
August 5th, 2010, 9:17 p.m.
|
|
|
|
[Submitted] ruby: reorganized how ruby specifies command-line options
|
beckmann
|
August 5th, 2010, 9:14 p.m.
|
|
|
|
[Submitted] ruby: added cmd options to control ruby debug
|
beckmann
|
August 5th, 2010, 9:17 p.m.
|
|
|
|
[Submitted] regress: Regression tester updates
|
beckmann
|
August 5th, 2010, 9:22 p.m.
|
|
