|
|
[Submitted] style: move style verifiers into classes
|
nate
|
April 13th, 2011, 9:46 a.m.
|
|
|
|
[Submitted] style: add a user interface wrapper class
|
nate
|
April 13th, 2011, 9:46 a.m.
|
|
|
|
[Submitted] region: add a utility class for keeping track of regions of some range
|
nate
|
April 13th, 2011, 9:45 a.m.
|
|
|
|
[Submitted] SortedDict: add functions for getting ranges of keys, values, items
|
nate
|
April 13th, 2011, 9:45 a.m.
|
|
|
|
[Submitted] python: figure out if the m5.internal package exists even with demandimport
|
nate
|
April 13th, 2011, 9:45 a.m.
|
|
|
|
[Submitted] Cache warmup: fixed compile errors in Brad's cache warmup patches
|
somayeh
|
April 11th, 2011, noon
|
|
|
|
[Submitted] Core: Add some documentation about the sim clocks.
|
ali
|
April 10th, 2011, 4:49 p.m.
|
|
|
|
[Submitted] ruby: dbg: use system ticks instead of cycles
|
ksewell
|
April 5th, 2011, 11:18 a.m.
|
|
|
|
[Submitted] ARM: Make GIC handle IPIs and multiple processors.
|
ali
|
April 4th, 2011, 9:51 a.m.
|
|
|
|
[Submitted] ARM: Add snoop control unit device.
|
ali
|
April 4th, 2011, 9:50 a.m.
|
|
|
|
[Discarded] VNC: Add support for capturing frame buffer to file each time it is changed.
|
ali
|
April 4th, 2011, 9:48 a.m.
|
|
|
|
[Submitted] Ruby: Simplify SLICC and Entry/TBE handling.
|
hsul
|
March 31st, 2011, 2:21 p.m.
|
|
|
|
[Submitted] CacheMemory: add allocateVoid() that is == allocate() but no return value.
|
hsul
|
March 31st, 2011, 12:19 p.m.
|
|
|
|
[Discarded] Ruby: Simplify SLICC and Entry/TBE handling.
|
hsul
|
March 31st, 2011, 12:18 p.m.
|
|
|
|
[Submitted] Ruby: Add new object called WireBuffer to mimic a Wire.
|
hsul
|
March 31st, 2011, 12:18 p.m.
|
|
|
|
[Submitted] Ruby: have the rubytester pass contextId to Ruby.
|
hsul
|
March 31st, 2011, 12:17 p.m.
|
|
|
|
[Submitted] Ruby: enable multiple sequencers in one controller.
|
hsul
|
March 31st, 2011, 12:17 p.m.
|
|
|
|
[Submitted] Ruby: pass Packet->Req->contextId() to Ruby.
|
hsul
|
March 31st, 2011, 12:15 p.m.
|
|
|
|
[Submitted] ARM: Fix checkpoint restoration into O3 CPU and the way O3 switchCpu works.
|
ali
|
March 30th, 2011, 2:52 p.m.
|
|
|
|
[Submitted] ARM: Fix bug in MicroLdrNeon templates for initiateAcc().
|
ali
|
March 30th, 2011, 2:51 p.m.
|
|
|
|
[Submitted] ARM: Fix m5op parameters bug.
|
ali
|
March 30th, 2011, 2:49 p.m.
|
|
|
|
[Submitted] ARM: Fix table walk going on while ASID changes error
|
ali
|
March 30th, 2011, 9:03 a.m.
|
|
|
|
[Submitted] ARM: Cleanup implementation of ITSTATE and put important code in PCState.
|
ali
|
March 30th, 2011, 9:02 a.m.
|
|
|
|
[Submitted] ARM: Tag appropriate instructions as IsReturn
|
ali
|
March 30th, 2011, 8:55 a.m.
|
|
|
|
[Submitted] CPU: Remove references to memory copy operations
|
ali
|
March 30th, 2011, 8:52 a.m.
|
|
|
|
[Submitted] Ruby: Add support for functional accesses
|
nilay
|
March 29th, 2011, 2:53 p.m.
|
|
|
|
[Submitted] Add the user settable separator string for arrayed stats, default is standard ::
|
bdanofsky
|
March 29th, 2011, 7:09 a.m.
|
|
|
|
[Submitted] config: revamp x86 config to avoid appending to SimObjectVectors
|
stever
|
March 26th, 2011, 12:17 p.m.
|
|
|
|
[Submitted] sim: reinstate implicit parenting on parameter assignment
|
stever
|
March 26th, 2011, 12:17 p.m.
|
|
|
|
[Submitted] Add the ability to have the build directory live under the EXTRAS directory
|
bdanofsky
|
March 25th, 2011, 8:53 a.m.
|
|
|
|
[Submitted] scons: allow use of current builds as default build settings
|
stever
|
March 24th, 2011, 4:56 p.m.
|
|
|
|
[Submitted] scons: interpret paths relative to launch directory
|
stever
|
March 24th, 2011, 8:09 a.m.
|
|
|
|
[Submitted] sim: typecast Tick to UTick for eventQ assert
|
ksewell
|
March 20th, 2011, 6:11 p.m.
|
|
|
|
[Submitted] Ruby: Convert CacheRequestType to RubyRequestType
|
nilay
|
March 18th, 2011, 9:54 p.m.
|
|
|
|
[Submitted] Ruby: Convert AccessModeType to RubyAccessMode
|
nilay
|
March 18th, 2011, 9:53 p.m.
|
|
|
|
[Submitted] configs: combine ruby_se.py and se.py to avoid all that code duplication
|
hsul
|
March 18th, 2011, 4:05 p.m.
|
|
|
|
[Submitted] enable x86 workloads on se.py
|
hsul
|
March 18th, 2011, 4:01 p.m.
|
|
|
|
[Submitted] se.py: Modify script to make multiprogramming much easier.
|
hsul
|
March 18th, 2011, 4:01 p.m.
|
|
|
|
[Submitted] swig: get rid of m5.internal.random module (swig/random.i)
|
stever
|
March 17th, 2011, 5:38 p.m.
|
|
|
|
X86: fnstsw: Another patch from Vince Weaver
|
hsul
|
March 17th, 2011, 4 p.m.
|
|
|
|
[Submitted] X86: fsincos: Another patch from Vince Weaver
|
hsul
|
March 17th, 2011, 4 p.m.
|
|
|
|
[Submitted] X86: haddps: Another patch from Vince Weaver
|
hsul
|
March 17th, 2011, 4 p.m.
|
|
|
|
X86: rlimit: Another patch from Vince Weaver
|
hsul
|
March 17th, 2011, 3:59 p.m.
|
|
|
|
[Submitted] X86: open flags: Another patch from Vince Weaver
|
hsul
|
March 17th, 2011, 3:59 p.m.
|
|
|
|
X86 ioctl: Another patch from Vince Weaver
|
hsul
|
March 17th, 2011, 3:58 p.m.
|
|
|
|
[Submitted] patch from Vince Weaver for review
|
hsul
|
March 17th, 2011, 3:57 p.m.
|
|
|
|
[Submitted] ISA parser: Set up op_src_decl and op_dest_decl for pc operands.
|
gblack
|
March 17th, 2011, 2:50 p.m.
|
|
|
|
[Submitted] base: disable FastAlloc in debug builds by default
|
stever
|
March 16th, 2011, 10:55 a.m.
|
|
|
|
[Submitted] This patch makes garnet use the info about active and inactive vnets during allocation and power estimations etc
|
tushar
|
March 15th, 2011, 1:16 a.m.
|
|
|
|
[Submitted] fix garnet flexible pipeline
|
tushar
|
March 15th, 2011, 1:16 a.m.
|
|