|
|
[Submitted] Fix switching of CPUs
|
nilay
|
February 28th, 2012, 6:40 a.m.
|
|
|
|
[Discarded] Fix x86 TLB and Walker
|
nilay
|
February 28th, 2012, 6:41 a.m.
|
|
|
|
[Submitted] Fix x86 TLB and Walker
|
nilay
|
February 28th, 2012, 6:47 a.m.
|
|
|
|
[Submitted] DynInst: get rid of dead MyHash code.
|
stever
|
February 28th, 2012, 11:04 p.m.
|
|
|
|
[Submitted] MEM: Unify bus access methods and prepare for master/slave split
|
ahansson
|
February 29th, 2012, 3:06 a.m.
|
|
|
|
[Submitted] O3/Ozone: Eliminate dead code counting software prefetch insts
|
blakegw
|
February 29th, 2012, 8:56 a.m.
|
|
|
|
[Submitted] CPU: Check that the interrupt controller is created when needed
|
ahansson
|
March 2nd, 2012, 4:45 a.m.
|
|
|
|
[Submitted] Ruby: Rename RubyPort::sendTiming to avoid overriding base class
|
ahansson
|
March 2nd, 2012, 5:55 a.m.
|
|
|
|
[Submitted] Stats: Fix the realview regression stats after nvmem move
|
ahansson
|
March 2nd, 2012, 5:56 a.m.
|
|
|
|
[Submitted] IGbE: Fix writeback conditions for i8254x GbE in updated data sheet
|
pritha
|
March 3rd, 2012, 12:31 p.m.
|
|
|
|
[Submitted] se.py: Changes to ruby portion due to SE/FS merge
|
nilay
|
March 5th, 2012, 3:45 p.m.
|
|
|
|
[Discarded] build scripts: Made minor modifications to reduce build overhead time.
|
marc.orr
|
March 5th, 2012, 5:42 p.m.
|
|
|
|
[Submitted] build scripts: Made minor modifications to reduce build overhead time.
|
marc.orr
|
March 5th, 2012, 7:17 p.m.
|
|
|
|
[Submitted] Scons: Remove Werror=False in SConscript files
|
ahansson
|
March 6th, 2012, 9:18 a.m.
|
|
|
|
[Submitted] clang: Fix recently introduced clang compilation errors
|
ahansson
|
March 6th, 2012, 9:19 a.m.
|
|
|
|
[Submitted] gcc: Clean-up of non-C++0x compliant code, first steps
|
ahansson
|
March 6th, 2012, 9:20 a.m.
|
|
|
|
[Submitted] System: Move code in initState() back into constructor whenever possible.
|
ali
|
March 6th, 2012, 4:17 p.m.
|
|
|
|
[Submitted] ARM: Don't reset CPUs that are going to be switched in.
|
ali
|
March 6th, 2012, 4:17 p.m.
|
|
|
|
[Submitted] cache: Allow main memory to be at disjoint address ranges.
|
ali
|
March 6th, 2012, 4:54 p.m.
|
|
|
|
[Discarded] Inorder: 9 stage pipeline modifications
|
pritha
|
March 7th, 2012, 10:58 a.m.
|
|
|
|
[Discarded] inorder: add timing translation
|
ksewell
|
March 8th, 2012, 7:35 a.m.
|
|
|
|
[Discarded] two small patches for compiling with clang
|
freedom
|
March 9th, 2012, 5:29 a.m.
|
|
|
|
[Submitted] MEM: Introduce the master/slave port sub-classes in C++
|
ahansson
|
March 10th, 2012, 11:54 a.m.
|
|
|
|
fixed drainCount
|
lukefahr
|
March 11th, 2012, 3:46 p.m.
|
|
|
|
[Submitted] fixed skidBufferMax
|
lukefahr
|
March 11th, 2012, 4:12 p.m.
|
|
|
|
[Submitted] Add PL031 to RealViewPBX
|
freedom
|
March 12th, 2012, 2:58 a.m.
|
|
|
|
Interface to integrate TOPAZ network simulator (http://code.google.com/p/tpzsimul/) within GEM5-RUBY
|
vpuente
|
March 12th, 2012, 4:37 a.m.
|
|
|
|
[Submitted] ruby_fs.py: Add call to createInterruptController()
|
nilay
|
March 14th, 2012, 8:50 p.m.
|
|
|
|
[Submitted] Ruby X86: problem in setting DMA port, related to the changeset 8850
|
nilay
|
March 14th, 2012, 8:53 p.m.
|
|
|
|
[Submitted] build: remove implicit-cache behavior of scons introduced in recent build faster patch
|
marc.orr
|
March 15th, 2012, 9:02 a.m.
|
|
|
|
[Submitted] X86: Fix address size handling so real mode works properly.
|
gblack
|
March 16th, 2012, 3:23 a.m.
|
|
|
|
[Submitted] Garnet: Stats at vnet granularity + code cleanup
|
tushar
|
March 19th, 2012, 12:23 p.m.
|
|
|
|
[Submitted] Ruby: Remove the physMemPort and instead access memory directly
|
ahansson
|
March 20th, 2012, 8:31 a.m.
|
|
|
|
[Submitted] Atomic: Remove the physmem_port and access memory directly
|
ahansson
|
March 20th, 2012, 10:30 a.m.
|
|
|
|
[Submitted] Power: Change bitfield name to avoid conflicts with range_map
|
ahansson
|
March 21st, 2012, 10:03 a.m.
|
|
|
|
[Submitted] MEM: Remove legacy DRAM in preparation for memory updates
|
ahansson
|
March 21st, 2012, 10:04 a.m.
|
|
|
|
[Submitted] range_map: Enable const find and iteration
|
ahansson
|
March 21st, 2012, 10:06 a.m.
|
|
|
|
[Submitted] Python: Make the All proxy traverse SimObject children as well
|
ahansson
|
March 21st, 2012, 10:07 a.m.
|
|
|
|
[Submitted] MEM: Enable multiple distributed generalized memories
|
ahansson
|
March 21st, 2012, 4:20 p.m.
|
|
|
|
[Submitted] Config: Move setWorkCountOptions() to Simulation.py
|
nilay
|
March 24th, 2012, 1:17 p.m.
|
|
|
|
[Submitted] Config: Change the way options are added
|
nilay
|
March 24th, 2012, 1:30 p.m.
|
|
|
|
[Submitted] CPU: Unify initMemProxies across CPUs and simulation modes
|
ahansson
|
March 27th, 2012, 3:55 a.m.
|
|
|
|
[Submitted] ARM: fix value of MISCREG_CTR returned by readMiscReg()
|
atgutier
|
March 31st, 2012, 8:35 a.m.
|
|
|
|
[Submitted] MEM: Separate snoops and normal memory requests/responses
|
ahansson
|
April 2nd, 2012, 6:49 a.m.
|
|
|
|
[Submitted] clang/gcc: Fix compilation issues with clang 3.0 and gcc 4.6
|
ahansson
|
April 2nd, 2012, 12:41 p.m.
|
|
|
|
[Discarded] Config: Partially roll back changeset 8920
|
nilay
|
April 3rd, 2012, 9:43 p.m.
|
|
|
|
[Submitted] MEM: Remove the Broadcast destination from the packet
|
ahansson
|
April 4th, 2012, 12:52 a.m.
|
|
|
|
[Discarded] o3: move arm_v7a-like config to the o3 directory
|
ksewell
|
April 4th, 2012, 7:19 a.m.
|
|
|
|
[Submitted] Ruby: Use MasterPort base-class pointers where possible
|
ahansson
|
April 4th, 2012, 10:22 a.m.
|
|
|
|
[Submitted] Ruby: Fix the example configurations option parsing
|
ahansson
|
April 4th, 2012, 3:44 p.m.
|
|
